AP-429

APPLICATION NOTE

Application Techniques for the 83C152 Global Serial Channel in CSMA/CD Mode

BOB JOHNSON Embedded Control Applications Engineering

May 1989

Order Number: 270720-001

Information in this document is provided in connection with Intel products. Intel assumes no liability whatsoever, including infringement of any patent or copyright, for sale and use of Intel products except as provided in Intel's Terms and Conditions of Sale for such products.

Intel retains the right to make changes to these specifications at any time, without notice. Microcomputer Products may have minor variations to this specification known as errata.

*Other brands and names are the property of their respective owners.

†Since publication of documents referenced in this document, registration of the Pentium, OverDrive and iCOMP trademarks has been issued to Intel Corporation.

Contact your local Intel sales office or your distributor to obtain the latest specifications before placing your product order.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature, may be obtained from:

Intel Corporation P.O. Box 7641 Mt. Prospect, IL 60056-7641

or call 1-800-879-4683

COPYRIGHT © INTEL CORPORATION, 1996


APPLICATION TECHNIQUES FOR THE 83C152 GLOBAL SERIAL CHANNEL IN CSMA/CD MODE

CONTENTS	PAGE
	1
GSC INITIALIZATION	9
INITIALIZATION (PROTOCOL DEPENDENT)	9
Baud Rate	9
Preamble Length	10
Backoff Mode	10
Interframe Space	11
Jamming Signal	15
Slot Time	16
Addressing	16
INITIALIZATION—PROTOCOL INDEPENDENT	18
Clearing Collision Counter	
Control of the GSC	19
Initializing DMA	19
Initializing Counters and Pointers	20
Enabling Receiver and Receiver Interrupts	20
Enabling Transmitter and Transmit Interrupts	21
STARTING, MAINTAINING, AND ENDING TRANSMISSIONS	22
STARTING, MAINTAINING, AND ENDING RECEPTIONS	23
SUMMARY	24
SOFTWARE EXAMPLE	A-1
CONTROLLING THE BACKOFF ALGORITHM	B-1
REFERENCES	C-1

INTRODUCTION

The 83C152 is an 80C51BH based microcontroller with DMA capabilities and a high speed, multi-protocol, synchronous serial communication interface called the Global Serial Channel (GSC). The GSC uses packetized data frames that consist of a beginning of frame (BOF) flag, address byte(s), data byte(s), a Cyclic Redundancy Check (CRC), and an End Of Frame (EOF) flag. An example of this type of packet is shown in Figure 1. Most 80C152 users will be familiar with UARTs, another type of serial interface. Figures 1 and 2 compare the two types of frames. The UART uses start and stop bits with a data byte between as shown in Figure 2. The 83C152 retains the standard MCS®-51 UART.

The 83C152 will be referred to as the "C152" throughout this application note to refer to the device. This application note deals with initializing and running the GSC in CSMA/CD mode only. Carrier Sense Multiple Access with Collision Detection (CSMA/CD) is a communication protocol that allows two or more stations to share a common transmission medium by sensing when the link is idle or busy (Carrier Sense). While in the process of transmission, each station monitors its own transmission to identify if and when a collision occurs. When a collision occurs, each station involved in the transmission executes a backoff algorithm and reattempts transmission (Collision Detection). This access method allows all stations an equal chance to transmit its own packet and thus is referred to as a "peer-topeer" type protocol (Multiple Access). Even in CSMA/CD mode, the user has several variations that can be implemented. Table 1 summarizes the various CSMA/CD options available. Most of these variations will be discussed in this application note.






Figure 2. UART Byte

1



CSMA/CD Parameter	Option	ns Supported by Hardware	•
Preamble	8-Bits	32-Bits	64-Bits
Acknowledgement	Hardware	Software	
Backoff Algorithm	Normal	Alternate	Deterministic
CRC	16-Bit	32-Bit	
Address Recognition	8-Bit	16-Bit	S/W Extendable
Address Masking	8-Bit	16-Bit	
Jam Type	D.C.	CRC	
GSC Servicing	CPU	DMA	
Data Source (Transmitter)	External RAM	Internal RAM	SFR
Data Destination (Receiver)	External RAM	Internal RAM	SFR
GSC Interface	Direct	Buffers	
Baud Rate	1.709 KPBS (minimum)	2.062 MPBS (maximum)	
# Collisions Permitted	0 to 8		
# of Slots (Deterministic Only)	1 to 63		
Time Slot	1 to 256 B/Ts		
IFS	2 to 256 B/Ts		

Table 1. CSMA/CD Variations Supported by C152

In this application note initializing the GSC is covered first. Starting, maintaining, and ending transmissions and receptions will then be discussed. Included in these sections will be how interrupts are generated, the software needed to respond to interrupts, and restarting the process. There are four interrupts used in conjunction with the GSC. They are: Transmit Valid, Transmit Error, Receive Valid, and Receive Error. A complete software example is shown in Appendix A. Included in the software are comments describing what and why certain sections of code are needed.

Figures 3 and 4 are flow charts that show the entire process of using the C152 GSC under CPU or DMA control. Both flow charts begin with initialization which is described in the next section. Each step in the flow charts will be described. In general, the text combines CPU and DMA control of the GSC and discusses pros and cons of each.

These flow charts were created from lab experiments performed with the C152. The purpose of the lab experiments was to implement a CSMA/CD link, over which data could be passed from one station to another. As a source for data to transmit and a method to display the data received, two terminals were used. Connecting two terminals together would not normally be encountered in an actual application. However, connecting two terminals together provided a convenient configuration on which to develop the necessary software. Connecting two terminals also created a base from which the user could implement many different designs utilizing the software provided in Appendix A.

The final experiment consisted of two parts: 1) data received by the UART to be transmitted by the GSC and 2) data received by the GSC to be transmitted by the UART. In both cases a terminal was connected to the UART on each C152 and the GSC was under DMA control. There were eight external 120 byte buffers available. Four buffers were used to store the data received by the UART and four buffers used to store the data received by the GSC.

As data is received from the UART each byte is examined, placed in an external buffer and a counter incremented. Each byte is examined to see if it equals an ASCII "carriage return" (0DH). If a match occurs, the program assumes it is the end of a line and the end of the current buffer. Once a carriage return is detected, a line feed is added and the byte count incremented. The counter is then used to load the byte count register for the appropriate DMA channel. Once a buffer is closed it's flagged as having data available for the GSC to transmit. If the next buffer was not filled with data waiting to be transmitted by the GSC, it is made available for receiving the next line. Once the GSC transmits the entire packet the buffer is flagged as empty and available for storing new data from the UART.

When a packet is received by the GSC, the data is placed in an external buffer. When the packet ends, the

number of bytes received is calculated. The current buffer is marked to indicate that the data is ready for output by the UART. The calculated byte count is used to identify how many bytes the UART should send to the terminal. When the UART sends the proper number of bytes, the buffer is made available so that the GSC may store data in it.

This has all been subjected to limited testing in the lab and verified to work with two terminals. The software has only been developed to the point that the terminals may display each other's outgoing messages and no farther. This means that some error conditions are not resolved with the current version of the software. For instance, if two terminals transmit data at approximately the same time, both messages may be displayed, even if the received data occurs within the middle of a sentence being typed. For reasons such as this, the software and hardware presented should not be used for a production product without thorough testing in the actual application.

CPU Only




Figure 3. GSC CPU Flow Chart




Figure 3. GSC CPU Flow Chart (Continued)




Figure 3. GSC CPU Flow Chart (Continued)






Figure 4. GSC DMA Flow Chart




Figure 4. GSC DMA Flow Chart (Continued)






Figure 4. GSC DMA Flow Chart (Continued)

GSC INITIALIZATION

During initialization, user software sets up the hardware in the GSC so that communication may begin and institute the parameters specified by the protocol. This can further be sub-divided into two more sections. The first deals with those items which will vary according to the protocol being implemented, referred to as protocol dependent. The second section deals with those items that need to be accomplished in the same manner regardless of the protocol and are referred to as protocol independent. Table 2 shows those items of initialization which are protocol dependent. Once set up, the items in Table 2 do not have to be repeated when starting a new reception or transmission.

Table 2. Protocol Dependent Initialization

baud rate preamble length backoff mode (random or deterministic) CRC interframe space (IFS) type of jamming signal used slot time addressing enabling Hardware Based Acknowledge (HBA)

Table 2 introduces two new terms that previous CSMA/CD users may not be familiar with; Hardware Based Acknowledge (HBA) and Deterministic Collision Resolution (DCR). HBA is a method in which the GSC receiver hardware will acknowledge the reception of a valid frame and DCR is a collision resolution algorithm in which the user assigns a specific slot number to each station on the link. HBA will be covered in its own section, located later in this document. For a description on DCR or more information on HBA, please refer to the 83C152 Hardware Description in the 8-bit Embedded Controller Handbook (order # 270645).

Table 3 shows items which are protocol independent. All of the items in Table 3, except for determining how the GSC is controlled, will need to be repeated after each GSC operation, before a reception or transmission starts again.

Table 3. Protocol Independent Initialization

clearing the collision counter register control of the GSC initializing DMA (only if used) initializing counters and pointers enabling the receiver and receive interrupts enabling the transmitter and transmit interrupts

INITIALIZATION (PROTOCOL DEPENDENT)

This section deals with those items which are part of initialization which vary according to the protocol being implemented. These parameters will typically be dictated by rules of the protocol or hardware environment. In addition, some parameters will vary according to the software implemented by the programmer. For instance, interframe space (IFS) is one of the parameters dependent on other software developed to implement a protocol with the C152.

BAUD RATE—When initializing the GSC baud rate there are two major considerations. The first is that the GSC baud rate can only be programmed in multiples of 1/8 the oscillator frequency when using the internal baud rate generator as shown in the formula given below. If a 1 MBPS rate is desired, the oscillator frequency must be 16 MHz or 8 MHz. This becomes less critical when the GSC baud rate is much lower than the desired oscillator frequency.

$$\begin{array}{l} \text{GSC baud rate} = \frac{\text{F}_{\text{osc}}}{(\text{BAUD} + 1) \times 8} \\ \\ \text{UART baud rate}_{(\text{Mode 3})} = \frac{(2^{\text{smod}})(\text{F}_{\text{osc}})}{(256 - \text{TH1}) \times 384} \end{array}$$

The second major consideration only matters if the UART is used. In this case, when deciding on GSC baud rate and oscillator frequency the effect on the UART baud rate must be understood. As shown in the formula above, when using a timer in mode 3, baud rates generated for the UART are in multiples of 1/384 the oscillator frequency. This means that standard UART baud rates such as 9600, 2400, 1200, etc. and common GSC baud rates such as 2 MBPS, 1 MBPS, and 640 KBPS, cannot be reached with any single oscillator frequency. This can be worked around with methods such as externally clocking the timers. Externally clocking the GSC cannot be done when CSMA/CD is selected. For instance, the maximum oscillator frequency that can be used to achieve a standard UART baud rate of 9600 is 14.7456 MHz, which works out to a maximum GSC baud rate of 1.8432 MBPS which can be further divided down by multiples of 8. The program example in Appendix A uses these values.



To select a desired baud rate, the Special Function Register BAUD is loaded with an appropriate number according to the previously given formula. For instance:

MOV BAUD,#0	;selects a baud rate
	;of 1/8 the oscillator
	;frequency

or:

MOV	BAUD,#1	;selects a baud rate
		;of 1/16 the oscillator
		;frequency

at the other extreme:

MOV BAUD,#OFFH ;selects a baud rate ;of 1/2048 the ;oscillator frequency ;(7.2K @ 14.7456 MHz)

PREAMBLE LENGTH—A preamble serves four functions in CSMA/CD mode: to provide synchronization for the following frame, to contain the Beginning Of Frame flag (BOF), to let other stations on the link know that the link is being used, and to provide a window where collisions may occur and automatically reattempt transmission (backoff). Figure 5 shows what an eight-bit preamble would look like.

The C152 receiver will synchronize to the first transition and resynchronize on every following transition. For this reason a minimum preamble length can be used. On the C152 the minimum preamble length is 8bits. However, due to network topography, other devices used, or the protocol being implemented, a larger number of transitions may be required. In these cases the C152 can be programmed for either a 32- or 64-bit preamble.

To select an 8-bit preamble: GMOD = XXXXX01X

To select a 32-bit preamble: GMOD = XXXXX10X

To select a 64-bit preamble: GMOD = XXXXX11X BACKOFF MODE—The C152 has three types of backoff modes: Normal Backoff, Alternate Backoff, and Deterministic Backoff. Normal backoff and alternate backoff are very similar and the only difference between them is when the slot timer begins counting time slots.

In normal backoff each station randomly chooses a slot based on the number of collisions that have previously occurred. After the idle (EOF) is detected, the interframe space timer and slot time timer begin at the same time. Since all devices are prevented from beginning a transmission during the interframe space, that amount of time is taken away from a device which has chosen slot 0. When a slot time is significantly larger than the interframe space, this should pose no problem as slot 0 will still provide a window for the device to begin transmission. There is a problem when the interframe space is larger than the slot time. In this case, if a device chooses slot 0, it will not be allowed to transmit because the interframe space has not yet expired. This decreases efficiency of the backoff algorithm and reduces bandwidth. Normal backoff should be used when the slot time is greater than the interframe space period.

In alternate backoff, after the idle is detected, only the interframe space timer begins. When the interframe space timer expires, the slot time timer begins. This results in extending the total amount of time spent in the backoff algorithm but preserves the entire amount of time for each slot that may be selected. Alternate backoff is recommended when the slot time is less than or equal to the interframe space period.

The deterministic backoff mode is a new resolution mode introduced by the C152. Deterministic backoff utilizes peer-to-peer communication while in normal transmission mode, and a prioritized or a deterministic algorithm while performing the resolution. Deterministic backoff operates by following standard CSMA rules when attempting to transmit a packet for the first time. However, if a collision is detected each station is




Figure 5. 8-Bit Preamble (also HBA Waveform)

restricted to only transmit during its assigned slot. The slot number is assigned by the user and up to 63 slots are available. A more detailed description on deterministic backoff is in the 80C152 Hardware Description chapter in the 8-bit Embedded Controller Handbook. Deterministic backoff is recommended if there are 64 stations or less in a network and the user wishes to remove the uncertainty that arises when using one of the other two random resolution methods already described. Another reason for using deterministic resolution is if a user wishes to assign a priority to one station's messages over that of another station's during the collision resolution period. The user should be aware that most CSMA/CD protocols that already have standards associated with them preclude the use of deterministic backoff.

To select normal backoff: GMOD = X00XXXXX MYSLOT = X0XXXXXX

To select alternate backoff: GMOD = X11XXXXX MYSLOT = X0XXXXXX

To select deterministic backoff: GMOD = X11XXXXX MYSLOT = X1XXXXXX

CRC—The C152 offers a choice of two types of CRC. One type of CRC is CRC-CCITT (16-bit) used in HDLC (Reference 1). The second CRC available is named AUTODIN-II (32-bit) which is used in 802.3 (Reference 2). The following formulas give the CRC generating polynomial of each.

 $CRC-CCITT = X^{16} + X^{12} + X^5 + 1$ AUTODIN-II = X³² + X²⁶ + X²³ + X²² + X¹⁶ + X¹² + X¹¹ + X¹⁰ + X⁸ + X⁷ + X⁵ + X⁴ + X² + X + 1

The selection of which CRC to use is normally dictated by the protocol being implemented. When selecting a CRC, the user should remember that the CRC length also determines the jam time, which in turn will affect the slot time.

To select the 16-bit CRC: GMOD = XXXX0XXX

To select the 32-bit CRC: GMOD = XXXX1XXX INTERFRAME SPACE-The interframe space provides a period of time for the receiver and physical medium to fully recover from a previous reception and be prepared to accept a new message. To fulfill these requirements the value programmed into IFS should be greater than or equal to the "turn around" time plus round trip propagation time. "Turn around" time is the amount of time it takes for a receiver to be re-enabled after having just received a previous packet. Calculating worst case turn around time is very complicated when the GSC is under CPU control. This is because the Receive Done bit (RDN), which signifies the end of a received packet, does not generate an interrupt. The user is required to periodically poll Receive Done to ascertain when incoming packets are complete. Since the polling sequence is sometimes altered by interrupts, these delays must also be taken into account when deciding what interframe space will be used. As an alternative, the user could choose to set-up a timer that will periodically poll the receive done bit and give a more reliable idea of what the turn around time will be. This will require that the timer interrupt be assigned a higher priority than any of the other interrupts. Since the RDN bit will be set approximately two bit times after the last CRC bit is received, in some situations it is possible to add a delay to a receive valid interrupt and check Receive Done just prior to leaving the routine. As a last resort a user could ignore the maximum response time and instead pick a number that works most of the time. The only negative result of doing this is that some frames may be missed. If acknowledgements are used, that frame would be retransmitted. However, if acknowledgements are not used, the data would be lost forever.

The programming quantum for interframe space is in bit times where a bit time is equal to 1/baud rate. The only hardware restrictions the C152 places on interframe space is that the number programmed must be even and the maximum value is 256 bit times. Other than that, the user can decide what interframe space value will be used. The interframe space should be the same for all stations on any given network.

To program the interframe space: IFS = nnnnnn0

where nnnnnn0 = number of bit times programmed by the user.

The following two examples show the actual code the C152 will execute in response to a receive interrupt. Only those portions of the code associated with servicing the interrupt are shown. Added to this software, on the left edge, is the number of machine cycles it takes to execute each instruction. With this extra information the required interframe space can be calculated by totaling the number of machine cycles.

The first example gives the flow used for a valid GSC reception and the other example shows the steps taken to service an invalid reception. These examples were created by first implementing a working prototype. Once completed, the software used to service the appropriate interrupt was pulled out, selecting the worst case (longest) flow. Finally, each step was sequentially pieced together to demonstrate how the application services an interrupt. These software fragments are taken from the program in Appendix A.

The total number of machine cycles it takes to service a valid reception (59 cycles) or an invalid reception (115 cycles) is also given. As shown, an invalid reception takes the longest amount of time to service. To 115 cycles we add maximum interrupt latency, which is 9 machine cycles. It should be mentioned that the typical interrupt latency in the C152 would be about 5 machine cycles.

A 9 machine cycle latency can only occur if the interrupt happens during an access to an interrupt register followed by a multiply or divide instruction and assumes that the receive error interrupt is the only high priority interrupt.

A bit time works out to be 8 oscillator periods (BAUD = 0) in this example. To calculate the number to load into IFS the following formula is used. "12" comes about from the 12 oscillator periods that make up a machine cycle.

 $\mathsf{IFS} = \frac{12 \times (\# \text{ of machine cycles to service the interrupt})}{(\# \text{ of oscillator periods per bit time})}$

This works out to be:

$$(12 \times 124)/8 = 186$$

This number should have a guardband added in case minor changes must be made in the routines. Since the only other enabled interrupt is the UART, a small guardband of 10 was used. The interframe space chosen is 196.

(# of machine	LOC	OBJ	LINE	SOURCE
cycles	002B		358	ORG 2BH
(0)	0000	000500	359	GSC_REC_VALID:
(2)	002B	020568	360	JMP GSC_VALID_REC
			361	CCC MALID DEC.
(2)	0569	0000	1680 1682	GSC_VALID_REC: PUSH DPL
(2) (2)	0568 056A	C082 C083	1683	PUSH DPH
(2)		COEO	1684	PUSH ACC
. ,	056C			
(2) (2)	056E 0570	CODO 71B0	1685 1688	PUSH PSW CALL NEW_BUFFER2_IN
(2)	0070	1100	1689	CALL NEW_BOFFERZ_IN
			1031	NEW_BUFFER2_IN:
(2)	03B0	207343	1051	JB GSC_IN_MSB,GSC_IN_2
(~)	0000	201040	1067	0D 000_IN_M0D,000_IN_&
			1168	GSC_IN_2D_2A:
(2)	03F6	20721E	1170	JB GSC_IN_LSB,GSC_IN_2
~	0010	~~,~1	1172	55 GBO_IN_BBB, GBO_IN_B
			1173	GSC_IN_2D:
(2)	03F9	2074F6	1175	JB BUF2D_ACTIVE, BUFFER
(2)	03FC	758200	1179	MOV DPL,#LOW (BUF2C_ST
(2)	03FF	758303	1180	MOV DPH,#HIGH (BUF2C_S
(2) (1)	0402	C3	1184	CLR C
(1)	0403	7476	1186	MOV A,#(MAX_LENGTH) -
(1)	0405	95F2	1192	SUBB A, BCRL1
(2)	0407	FO	1194	MOVX @DPTR,A
(1)	0408	D275	1197	SETB BUF2C_ACTIVE
(1)	040A	D272	1202	SETB GSC_IN_LSB
(1)	0400	D273	1203	SETB GSC_IN_MSB
(2)	040E	757981	1206	MOV GSC_INPUT_LOW,#LOW
(2)	0411	757803	1207	MOV GSC_INPUT_HIGH,#HI
(2)	0414	020432	1211	JMP NEW_BUF2_IN_END
			1212	
			1251	NEW_BUF2_IN_END:
(2)	0432	8579D2	1253	MOV DARL1,GSC_INPUT_LO
(2)	0435	8578D3	1254	MOV DARH1,GSC_INPUT_HI
(2)	0438	75F300	1258	MOV BCRH1,#0
(2)	043B	75F278	1259	MOV BCRL1,#MAX_LENGTH
(2)	043E	22	1261	RET
(7)	0500	470707	1263	OPI DONI HOI
(1)	0572	439301 DOF0	1693	ORL DCON1,#01
(2)	0575	D2E9	1695	SETB GREN
(2)	0577	DODO DOFO	1697	POP PSW
(2)	0579	DOE0	1698	POP ACC
(2)	057B	D083	1699 1700	POP DPH
(2)	057D 057F	D082 32	1700	POP DPL RETI
(2)	0071	52	1102	1121 1

Example 1. GSC Receive Valid Service Routine

Г



lachine LOC OBJ LINE SOURCE ycles 0033 362 ORG 33H 363 GSC_REC_ERROR: 363 2) 0033 020580 364 JMP GSC_ERROR_REC 365 1703 GSC_ERROR_REC: 365 1703 GSC_ERROR_REC: 365 2) 0580 C082 1705 PUSH DPL 2) 0582 C083 1706 PUSH DPH 2) 0584 C0E0 1707 PUSH ACC 2) 0586 COD0 1708 PUSH PSW 1735 RCABT_CHECK: 1736 JNB RCABT, 0VR_CHECK 2) 0588 30EE07 1736 JNB OVR, CRC_CHECK 2) 0592 30EF07 1745 JNB OVR, CRC_CHECK 2) 0592 30EE07 1754 JNB CRCE, AE_CHECK 2) 0596 30EC07 1756 MOV ERROR_POINTER, #CRC 2) 0597 78E7 1756 MOV ERROR_POINTER, #CRC 2) 0541 5175 1758 CALL INCREMENT_COUN
$\begin{array}{cccccccccccccccccccccccccccccccccccc$
365 1703 GSC_ERROR_REC: 2) 0580 C082 1705 FUSH DPL 2) 0582 C083 1706 FUSH DPL 2) 0584 C0E0 1707 FUSH DPH 2) 0584 C0E0 1707 FUSH PSW 2) 0586 C0D0 1708 FUSH PSW 1735 RCABT_CHECK: 2 0588 30EE07 1736 JNB RCABT,0VR_CHECK 2) 0588 30EE07 1736 JNB CCABT,0VR_CHECK 2) 0592 30EF07 1745 JNB OVR,CRC_CHECK 2) 0592 30EF07 1745 JNB CRCE,AE_CHECK 1753 CRC_CHECK: 1753 CRC_CHECK: 2) 059F 78E7 1756 MOV ERROR_POINTER,#CRC 2) 059F 78E7 1758 CALL INCREMENT_COUNTER 2) 05A1 5175 1758 CALL INCREMENT_COUNTER 1) 0275 D3 562
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
2) 0580 C082 1705 FUSH DPL 2) 0582 C083 1706 FUSH DPH 2) 0584 C0E0 1707 FUSH ACC 2) 0586 COD0 1708 FUSH PSW 1735 RCABT_CHECK: 2) 0588 30EE07 1736 JNB RCABT, 0VR_CHECK 2) 0588 30EE07 1745 JNB OVR, CRC_CHECK 2) 0592 30EF07 1745 JNB OVR, CRC_CHECK 2) 0592 30EF07 1745 JNB OVR, CRC_CHECK 2) 0592 30EF07 1745 JNB CRCE, AE_CHECK 2) 0597 78E7 1756 MOV ERROR_POINTER, #CRC 2) 0594 5175 1758 CALL INCREMENT_COUNTER 2) 05A1 5175 1758 CALL INCREMENT_COUNTER 2) 05A1 5175 560 INCREMENT_COUNTER: 1) 0275 D3 562 SETB C
2) 0582 C083 1706 FUSH DPH 2) 0584 COEO 1707 FUSH ACC 2) 0586 CODO 1708 FUSH PSW 1735 RCABT_CHECK: 2) 0588 30EE07 1736 1737 1744 0VR_CHECK: 2) 0592 30EF07 1745 1744 0VR_CHECK: 2) 0592 30EF07 1744 0VR_CHECK: 2) 0592 30EF07 1744 0VR_CHECK: 2) 0592 30EF07 1746 1753 1753 CRC_CHECK: 2) 059C 30EC07 1754 JNB CRCE, AE_CHECK 2) 059F 78E7 1758 CALL INCREMENT_COUNTER 2) 0511 5175 1759 560 INCREMENT_COUNTER: 1) 0275 D3 562 SETB C
2) 0584 COEO 1707 FUSH ACC 2) 0586 CODO 1708 FUSH PSW 1735 RCABT_CHECK: 2) 0588 30EE07 1736 1737 1744 OVR_CHECK: 2) 0592 30EF07 1745 JNB OVR,CRC_CHECK 2) 0592 30EF07 1745 JNB OVR,CRC_CHECK 2) 0592 30EF07 1745 JNB OVR,CRC_CHECK 2) 0592 30EC07 1754 JNB CRCE,AE_CHECK 2) 059F 78E7 1756 MOV ERROR_POINTER,#CRC 2) 059F 78E7 1758 CALL INCREMENT_COUNTER 2) 05A1 5175 1758 CALL INCREMENT_COUNTER 10 0275 D3 562 SETB C
2) 0586 COD0 1708 PUSH PSW 1735 RCABT_CHECK: 2) 0588 30EE07 1736 JNB RCABT, OVR_CHECK 2) 0588 30EE07 1736 JNB RCABT, OVR_CHECK 2) 0592 30EF07 1745 JNB OVR, CRC_CHECK 2) 0592 30EF07 1745 JNB OVR, CRC_CHECK 2) 0592 30EC07 1745 JNB CRCE, AE_CHECK 2) 0596 30EC07 1754 JNB CRCE, AE_CHECK 2) 0597 78E7 1756 MOV ERROR_POINTER, #CRC 2) 05A1 5175 1758 CALL INCREMENT_COUNTER 2) 05A1 5175 1758 CALL INCREMENT_COUNTER 10 0275 D3 562 SETB C
1735 RCABT_CHECK: 2) 0588 30EE07 1736 JNB RCABT, 0VR_CHECK 1737 1744 0VR_CHECK: 1737 1744 0VR_CHECK: 1744 2) 0592 30EF07 1745 JNB 0VR, CRC_CHECK 2) 0592 30EF07 1745 JNB 0VR, CRC_CHECK 2) 0592 30EC07 1754 JNB CRCE, AE_CHECK 2) 059F 78E7 1756 MOV ERROR_POINTER, #CRC 2) 05A1 5175 1758 CALL INCREMENT_COUNTER 2) 05A1 5175 1758 CALL INCREMENT_COUNTER 10 0275 D3 562 SETB C
2) 0588 30EE07 1736 JNB RCABT, OVR_CHECK 1737 1744 OVR_CHECK: 2) 0592 30EF07 1745 JNB OVR, CRC_CHECK 2) 0592 30EF07 1745 JNB OVR, CRC_CHECK 2) 0592 30EF07 1756 CRC_CHECK: 2) 059C 30EC07 1754 JNB CRCE, AE_CHECK 2) 059F 78E7 1756 MOV ERROR_POINTER, #CRC 2) 05A1 5175 1758 CALL INCREMENT_COUNTER 2) 05A1 5175 1758 CALL INCREMENT_COUNTER 1) 0275 D3 562 SETB C
1737 1744 0VR_CHECK: 2) 0592 30EF07 1745 JNB 0VR, CRC_CHECK 1746 1753 CRC_CHECK: 1746 1753 CRC_CHECK: 1753 CRC_CHECK: 2) 059C 30EC07 1754 JNB CRCE, AE_CHECK 2) 059F 78E7 1756 MOV ERROR_POINTER, #CRC 2) 05A1 5175 1758 CALL INCREMENT_COUNTER 2) 05A1 5175 1758 CALL INCREMENT_COUNTER 10 0275 D3 562 SETB C
1744 0VR_CHECK: 2) 0592 30EF07 1745 JNB 0VR, CRC_CHECK 1746 1753 CRC_CHECK: 1753 CRC_CHECK: 2) 059C 30EC07 1754 2) 059F 78E7 1756 2) 0531 5175 1758 2) 0541 5175 1758 1759 560 INCREMENT_COUNTER: 1) 0275 D3 562
2) 0592 30EF07 1745 JNB OVR,CRC_CHECK 1746 1753 CRC_CHECK: 2) 059C 30EC07 1754 JNB CRCE,AE_CHECK 2) 059F 78E7 1756 MOV ERROR_POINTER,#CRC 2) 05A1 5175 1758 CALL INCREMENT_COUNTER 1759 560 INCREMENT_COUNTER: 1) 0275 D3 562 SETB C
1746 1753 CRC_CHECK: 2) 059C 30EC07 1754 JNB CRCE,AE_CHECK 2) 059F 78E7 1756 MOV ERROR_POINTER,#CRC 2) 05A1 5175 1758 CALL INCREMENT_COUNTER 2) 05A1 5175 1758 CALL INCREMENT_COUNTER 1759 560 INCREMENT_COUNTER: 1) 0275 D3 562 SETB C
1753 CRC_CHECK: 2) 059C 30EC07 1754 JNB CRCE,AE_CHECK 2) 059F 78E7 1756 MOV ERROR_POINTER,#CRC 2) 05A1 5175 1758 CALL INCREMENT_COUNTER 2) 05A1 5175 1758 CALL INCREMENT_COUNTER 1759 560 INCREMENT_COUNTER: 1) 0275 D3 562 SETB C
2) 059C 30EC07 1754 JNB CRCE,AE_CHECK 2) 059F 78E7 1756 MOV ERROR_POINTER,#CRC 2) 05A1 5175 1758 CALL INCREMENT_COUNTER 1759 560 INCREMENT_COUNTER: 1) 0275 D3 562 SETB C
2) 059F 78E7 1756 MOV ERROR_POINTER,#CRC 2) 05A1 5175 1758 CALL INCREMENT_COUNTER 1759 560 INCREMENT_COUNTER: 1) 0275 D3 562 SETB C
2) 05A1 5175 1758 CALL INCREMENT_COUNTER 1759 560 INCREMENT_COUNTER: 1) 0275 D3 562 SETB C
1759 560 INCREMENT_COUNTER: 1) 0275 D3 562 SETB C
560 INCREMENT_COUNTER: 1) 0275 D3 562 SETB C
1) 0275 D3 562 SETB C
565
566 INC_COUNT_LOOP:
1*6) 0278 E6 568 MOV A,@ERROR_POINTER
1*6) 0279 3400 570 ADDC A,#0
1*6) 027B F6 572 MOV @ERROR_POINTER,A
1*6) 027C 18 574 DEC ERROR_POINTER
2*6) 027D DFF9 576 DJNZ R7, INC_COUNT_LOOP
2) 027F 4001 578 JC COUNTER_OVERFLOW
588
589 COUNTER_OVERFLOW:
2) 0282 22 591 RET
592 507 DTT
2) 0281 22 587 RET
588 ON DEAT OCCEAN LICCO IND DEC EDDOD COUNT END
2) 05A3 0205AA 1760 JMP REC_ERROR_COUNT_END
1761 1767 PEC EPPOP COUNT END.
1767 REC_ERROR_COUNT_END:
2) 05AA 71B0 1772 CALL NEW_BUFFER2_IN 1773
1775 1031 NEW_BUFFER2_IN:
1051 NEW_BOFFER2_IN: 1063
2) 03B0 207343 1064 JB GSC_IN_MSB,GSC_IN_2
S, SEE DOIDTO IOGT DE GEOLINIMED, GEOLINIE
1168 GSC_IN_2D_2A:
2) 03F6 20721E 1170 JB GSC_IN_LSB,GSC_IN_2
1171

Example 2. GSC Receive Error Service Routine

(# of				
machine	LOC	OBJ	LINE	SOURCE
cycles			1172	ORG 33H
			1173	GSC_IN_2D:
(2)	03F9	2074F6	1175	JB BUF2D_ACTIVE,BUFFER
(2)	03FC	758200	1179	MOV DPL,#LOW (BUF2C_ST
(2)	03FF	758303	1180	MOV DPH,#HIGH (BUF2C_S
(1)	0402	C3	1184	CLR C
(1)	0403	7476	1186	MOV A,#(MAX_LENGTH) -
(1)	0405	95F2	1192	SUBB A, BCRL1
(2)	0407	FO	1194	MOVX @DPTR,A
(1)	0408	D275	1197	SETB BUF2C_ACTIVE
(1)	040A	D272	1202	SETB GSC_IN_LSB
(1)	0400	D273	1203	
(2)	040E	757981	1206	MOV GSC_INPUT_LOW, #LOW
(2)	0411	757803	1207	MOV GSC_INPUT_HIGH,#HI
(2)	0414	020432	1211	JMP NEW_BUF2_IN_END
			1212	
(0)	0450		1251	NEW_BUF2_IN_END:
(2)	0432	8579D2	1253	MOV DARLI, GSC_INPUT_LO
(2)	0435	8578D3	1254	MOV DARH1, GSC_INPUT_HI
(2)	0438	75F300	1258	MOV BCRH1,#0
(2)	043B	75F278	1259	MOV BCRL1,#MAX_LENGTH
(2)	043E	22	1261	RET
(3)	05AC	439301	$1262 \\ 1774$	ORL DCON1,#01
(2)	05AC 05AF	439301 D2E9		SETB GREN
(1)	05AF 05B1	DZE9 DODO	1776	POP PSW
(2)	05B1 05B3	DODO DOEO	$1778 \\ 1779$	POP ACC
(2)	05B5 05B5	D0E0 D083	1780	POP DPH
(2)	05B5 05B7	D083 D082	1781	POP DPL
(2)	05B7 05B9	32	1783	RETI
(~)	0009	02	1,00	
115 TOTA	L Cycl	es		
	-			

Example 2. GSC Receive Error Service Routine (Continued)

JAMMING SIGNAL—The purpose of a jam is to insure all stations on a link detect that a collision has occurred and reject that frame. To meet this need, the C152 offers two types of jamming signals. One type of jam is the D.C. jam (Figure 6) and another type is called the \overline{CRC} (Figure 7) jam. A jam is forced by the TxD pin after a collision is detected but after the preamble ends if the preamble is not yet complete. The D.C. jam forces a constant logic "O" for a period of time equal to the CRC length. The \overline{CRC} jam takes the CRC calculated up to the point when a collision occurs, complements the CRC, and transmits that pattern. The \overline{CRC} jam should be used when A.C. coupling is used in a network. A.C. coupling normally implies that pulse transformers or capacitors are used to connect to the serial link. In these types of circuit interfaces, the D.C. jam may not be passed through reliably. One drawback of the \overline{CRC} jam is that it does not always guarantee that all stations on a link will detect the jamming signal as there are no Manchester code violations inherent in the waveform. The D.C. jam is recommended whenever it can be used since this type of jam will always be detected by forcing Manchester code violations. Some protocols specify a specific type of jam signal that should be used and the user will have to decide if the C152 can fulfill those requirements.




Figure 6. D.C. Jam

AP-429






Figure 7. CRC Jam

To select D.C. jam: MYSLOT = 1XXXXXXX

To select \overline{CRC} jam: MYSLOT = 0XXXXXXX

SLOT TIME—In CSMA/CD networks a slot time should be equal to or larger than the sum of round trip propagation time plus maximum jam time. The slot time is used in the backoff algorithm as a rescheduling quantum. The slot time is programmed in bit times and in the C152 can vary from 1 to 256.

To program the slot time: SLOTTM = nnnnnnn

ADDRESSING—When discussing the subject of addressing with respect to the C152, the subject should be broken down into three major topics. These topics are: address length, assignment of addresses, and address masking.

Address Length-The C152 gives a user a choice of either 8 or 16 bits of address recognition. To select 8-bit addressing the user must set the AL bit in GMOD to 0. Setting AL to 1 selects 16-bit addressing. Address recognition can be extended with software by examining subsequent bytes for a match. The only part of the GSC hardware that utilizes address length is the receiver. The receiver uses address length to determine when an incoming packet matches a user assigned address. Since transmission of addresses is done under software control, the transmitter does not use the address length bit. All bits following BOF are loaded into RFIFO, including address. The transmit circuitry is involved with addressing only if HBA is used. In this case, when HBA is selected, the transmitter must know whether or not the sending address was even or odd. Even addresses require an acknowledgement back and odd addresses do not.

When transmitting, the user must insert a destination address in the frame to be transmitted. This is done by loading the appropriate address as the first byte or two bytes of data. If a source (sending) address is also to be sent, the user must place that address into the proper position within a packet according to the protocol being implemented.

To select 8-bit addresses: GMOD = XXX0XXXX

To select 16-bit addresses: GMOD = XXX1XXXX

Address Assignment-When assigning an address to a station, there are several factors to consider. To begin with, there are four 8-bit address registers in the C152: ADR0, ADR1, ADR2, and ADR3. These registers are initialized to 00 after a valid reset. For this reason it is recommended that no assigned addresses should equal 0. Also, since there are four address registers, a user has a minimum of two addresses which can be assigned to each station when using 16-bit addressing or four addresses when using 8-bit addressing. Those registers not used do not need to be initialized. When using 16-bit addresses ADR1:ADR0 form one 16-bit address and ADR3:ADR2 form a second address. The C152 will always recognize an address consisting of all 1s, which is considered a "broadcast" address. An address consisting of all 1s should not be assigned to any individual station.

There are many methods used to assign addresses. Some suggestions are: reading of a switch, addresses contained in actual program code, assignment by another node, or negotiated with the system. As mentioned earlier, if HBA is being used then the LSB of the address must be 0 when acknowledgements are expect-

ed. Since more than one address can be assigned per station it is possible to use or not use HBA within the same station. This would work by assigning one address that would be even for when acknowledgements are required and another assigned address would be odd for those occasions when acknowledgements are not needed.

To assign an 8-bit address: ADR0 = nnnnnnnn and optionally: ADR1 = xxxxxxxx ADR2 = yyyyyyyy ADR3 = zzzzzzz To assign a 16-bit address: ADR0 = nnnnnnn (lower byte) ADR1 = xxxxxxx (upper byte)

> and optionally: ADR2 = yyyyyyyy (lower byte) ADR3 = zzzzzzz (upper byte)

where xxxxxxx, yyyyyyyy, zzzzzz are addresses to be assigned.

In this example there are 5 nodes (A, B, C, D, and E) with up to 4 common peripherals. The peripherals are: terminals, keyboards, printers, and modems. Assuming 8-bit addressing, a specific address bit is as-

signed to each peripheral: bit 1 to terminals, bit 2 to keyboards, bit 3 to printers, and bit 4 to modems. Figure 8 shows how this addressing is mapped.

	ADDRESS							
	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
L								
L	N.U.	N.U.	N.U.	MODEM		KEYBOARD		GROUP
L					PRINTER		TERMINAL	ADDR
	N.U. = NOT U	JSED						

Figure 8. Group Addressing Map

Bit 0 is used to differentiate between group addresses and individual addresses. If bit 0 = 1, then the address is a group address, if bit 0 = 0, then the address is an individual address. This also complies with the HBA requirements if HBA is enabled. Table 4 defines which stations have which peripherals. The next step is to assign each station's address and address mask. These are determined by the attached peripherals. A 1 is placed in the address register bit and address mask register bit if that station has an appropriate device. A 1 in the address register is not used since it is masked out, but will make it easier for a person not familiar with this specific software to follow the program.

Table 4. Peripheral Assignment for Example 3

Station A:	Terminal, Keyboard
Station B:	Printer, Modem
Station C:	
Station D:	Printer
Station E:	Terminal, Keyboard, Printer, Modem

				Add	ress					
BIT	7	6	5	4	3	2	1	0	7	6
A:	0	0	0	0	0	1	1	1	0	0
B:	0	0	0	1	1	0	0	1	0	0
C:	0	0	0	0	0	0	1	1	0	0
D:	0	0	0	0	1	0	0	1	0	0
E:	0	0	0	1	1	1	1	1	0	0

		Α	ddres	s Mas	sk		
7	6	5	4	3	2	1	0
0	0	0	0	0	1	1	0
0	0	0	1	1	0	0	0
0	0	0	0	0	0	1	0
0	0	0	0	1	0	0	0
0	0	0	1	1	1	1	0

EXAMPLE 3

AP-429



Address Masking—The C152 has two 8-bit address mask registers named AMSK0 and AMSK1. Bits in AMSK0 correspond to bits in ADR0 and bits in AMSK1 correspond to bits in ADR1. Placing a 1 into any bit position in AMSKn causes the corresponding bit in ADRn to be disregarded when searching for an address match.

To implement address masking: AMSK0 = nnnnnnn

and optionally: AMSK1 = nnnnnnn

where n = 1 for a "don't care address bit" or n = 0 for a "do care address bit"

There are two main uses for the address masking capabilities of the C152. The first and simplest use is to mask off all address bits. In this mode the C152 will receive all messages. This type of reception is called "promiscuous" mode. The promiscuous mode could be used where all traffic would be monitored by a supervisory node to determine traffic patterns or to classify what information is being transferred between which nodes.

A second use of masking registers is to group various nodes together. Typically, stations are grouped together which have something in common, such as functions or location. Another term used when discussing group addresses is "multi-cast" addressing. Example #3 demonstrates how multi-cast addressing might be used.

Finally, to communicate with any station that has a printer, the address 00001001 would be sent and stations B, D, and E would receive the data. There are some limitations to using this type of scheme. Some of the more obvious are: the number of groupings is limited to the number of address bits minus 1, and it is not possible to address those stations that have a combination of attached peripherals, e.g., those stations with keyboards AND terminals. These problems can be solved using more elaborate addressing schemes.

HBA—Hardware Based Acknowledge (HBA) is a hardware implemented acknowledgment mechanism. The acknowledgement consists of a standalone preamble. An example of a preamble is shown in Figure 5. An acknowledgment will be returned by the receiver if:

- no hardware detectable errors are found in the frame
- the address is an individual address (LSB = 0)
- the transmitter is enabled (TEN = 1)
- HBA is set

An originating transmitter will expect and accept the acknowledgment if:

- HBA is set
- the receiver is enabled (GREN = 1)
- the address sent out was an individual address (LSB = 0)

If a partial or corrupted preamble is received or the preamble is not completed within the interframe space, the NOACK bit is set by the station that originally initiated transmission. HBA is a user selectable option which must be enabled after a reset.

The HBA method informs the original transmitter that a packet was received with no detected errors which saves the overhead and time that would normally be required to send a software generated acknowledgment for a valid reception. Some functions that other acknowledgment schemes implement yet are not encompassed when using HBA with a C152 is to identify packets which are out of sequence or frames which are of a wrong type.

To enable HBA: RSTAT = XXXXXXX1

INITIALIZATION—PROTOCOL INDEPENDENT

Discussion so far has centered on those elements of initialization which will vary according to the protocol being implemented. As such, the protocol in many cases will dictate what values to use for initialization. In addition, there are some parameters set during initialization that will remain the same regardless of which protocol is being implemented. There are also some parameters which may vary for reasons other than which protocol is being used. These parameters are grouped together to form the protocol independent initialization functions. The following sections cover these elements of initialization. The discussion of initialization parameters is complete when the text covering "Starting, Maintaining, and Ending Transmissions" begins.

CLEARING COLLISION COUNTER—A transmission collision detect counter (TCDCNT) keeps track of the number of collisions that have occurred. It does this by shifting a 1 into the LSB for each collision that occurs during transmission of the preamble. When TCDCNT overflows, the C152 stops transmitting and sets TCDT. Setting TCDT signals that too many collisions have occurred and can cause an interrupt. TCDT also is set if a collision occurs after the GSC has accessed TFIFO. During normal transmission, TCDCNT can be read by user software to determine the number of collisions, if any, that have occurred. Before starting the second and subsequent transmissions, it is possible that TCDCNT already has bits shifted in from a previous transmission. This would cause TCDCNT to over-

flow prematurely. In order to preserve the full bandwidth of 8 retransmissions, TCDCNT must be cleared prior to beginning any new transmission.

To clear the collision counter: TCDCNT = 0

CONTROL OF THE GSC—"Control of the GSC" specifies how bytes are loaded into the transmitter (TFIFO) and unloaded from the receiver (RFIFO). A user has the choice of moving data to or from the GSC under control of either user software or the DMA channels.

CPU Control-CPU control is the simplest method of servicing the GSC and allows the most control. The major drawback to CPU control is that a significant amount of time is spent moving data from the source to the destination, incrementing pointers and counters, checking flags, and determining when the end of data occurs. In addition, how the GSC interrupts function differs from when the GSC is under CPU control than when the GSC is under DMA control. Under CPU control, valid GSC interrupts occur when either RFNE (Receive Fifo Not Empty) or TFNF (Transmit Fifo Not Full) are set. The transmit error and most of the receive error interrupts still function the same regardless of which type of control is used on the GSC. The only difference in how receive error interrupts operate is that the UR (UnderRun) bit for the receiver is operational when the GSC is under DMA control. UR is disabled when under CPU control.

DMA Control—DMA control relieves the CPU of much of the overhead associated with serving the GSC and allows faster baud rates. However, the reader must realize that more details about a "yet to be transmitted packet" must be known to properly initialize the DMA channels prior to starting a transmission. In some situations, especially at high baud rates, the user must take into account DMA cycles that occur asynchronously and without any user control or knowledge. This could possibly disrupt other time critical tasks the C152 is performing. There may be no indication to a user that other ongoing tasks are being interrupted by DMA cycles taking over the bus and momentarily stopping CPU action.

When the DMA is used to service the GSC, the DMA channels will also need to be initialized and the GSC interrupts configured to operate in DMA mode. The main advantages of using DMA control is time saved and interrupts occur only when there is an error or when the GSC operation (receive or transmit) is done. This removes the necessity of continuously polling RDN and TDN bits to determine when a GSC operation is complete.

One of the most important facts to remember when deciding how to service the GSC is that unless the GSC baud rate is relatively low compared to the CPU oscillator frequency, the only method that can keep up with the receiver or transmitter is DMA control As a rule of thumb, if a user is willing to use 100% of available bandwidth of the C152 and no other interrupts are enabled besides the GSC, the maximum baud rate works out to be approximately 4.5% of the oscillator frequency. This is based on a 9 instruction cycle interrupt latency, moving a byte of data, return from interrupt and executing one more instruction before the next GSC byte is transmitted or received. At an oscillator frequency of 16 MHz, this works out to 720K bits per second. There are many steps a user could take to increase the baud rate when the GSC is under CPU control as this scenario is only a simple situation using worst case assumptions. Taking into account the amount of time available for the CPU to service the GSC as more tasks are required by the service routines or the CPU would further lower the maximum baud rate. For instance, if a user intended that GSC support only took 10% of available CPU time, this would reduce the effective baud rate by a factor of ten, making the maximum bit rate 72K. This 10% figure is an average over the period it takes to complete a frame. Situations might arise such that spurious GSC demand cycles would require much more than 10% of available time for short intervals.

INITIALIZING DMA—Since CSMA/CD is selected, it is by definition half-duplex. In half-duplex mode, only one DMA channel is needed to service both transmitter and receiver. However, it is simpler and easier to explain if both DMA channels are used. The following text is written under an assumption that both DMA channels will be used to service the GSC. Regardless of whether the DMA channel is servicing the receiver or transmitter, the DMA DONE interrupt generally should not be enabled. Also, the DMA bit in TSTAT must always be set. The GSC valid transmit and valid receive interrupts occur when RDN or TDN is set. This also eliminates a need to poll RDN or TDN to determine when a reception or transmission has ended, as is necessary when the GSC is under CPU control.

- The DMA channel servicing the transmitter must have: Destination Address = TFIFO (085H)
- Increment Destination Address (IDA) = 0Destination Address Space (DAS) = 1Demand Mode (DM) = 1
- Transfer Mode (TM) = 0

The source of data can be SFR space, internal RAM or external RAM. The byte count must be equal to the number of bytes to be transmitted, as this determines when a packet ends. TEN should be set before the DMA GO bit. It takes one bit time after TEN is set before the transmitter is enabled. The transmit valid interrupt should be enabled after TEN is set. Since CSMA/CD is half duplex, it doesn't matter which DMA channel services the receiver or transmitter, as only one DMA channel will be active at any time.

The DMA channel servicing the receiver must have: Source Address = RFIFO (0F4H)

- ISA = 0
- SAS = 1
- $\mathbf{DM} = 1$
- TM = 0

The destination for data can be SFR space, internal RAM or external RAM. The byte count must be equal to or greater than the number of bytes to be received. Setting the byte count to 0FFFFH (64K) is one way of covering all packet lengths. GREN should be set after the DMA GO bit. The receive valid interrupt should be enabled after GREN is set. It takes one bit time after GREN is set before the receiver is enabled and for the error bits and RDN to be cleared. Before GREN is set, the user software should ensure that the RFIFO is cleared. Setting GREN does not clear the receive FIFO as stated in the hardware description.

INITIALIZING COUNTERS AND POINTERS: Whether using DMA or CPU control, pointers will be required to load the correct bytes for the transmitter and to store received bytes in their proper location. Counters are required when the GSC is under DMA control in order to keep the DMA channel active during the reception of an entire frame and to identify when a transmitted frame is to be ended. Counters are optional if the CPU is used to service the GSC, although its usefulness might be questioned.

When the GSC is under DMA control, the data pointers used are destination address registers (DARLn and DARHn) for the DMA channel responsible for the receiver and source address registers (SARLn and SARHn) for the DMA channel servicing the transmitter. The counters used are byte count registers (BCRLn and BCRHn) for the appropriate DMA channel.

The byte count for the transmitting DMA channel must be known and loaded prior to beginning actual transmission. Transmission begins when TEN and GO are set. The reason the byte count must be known prior to transmission is that when the counter reaches 0, the DMA stops loading data into TFIFO, and once TFIFO is emptied the GSC assumes a transmitted packet is complete. For the receiver the byte count can be set to the frame length if known prior to starting reception or the byte count can be set to a maximum frame packet length that will ever be received. Another alternative is to set the byte count equal to 0FFFFH. This option may be chosen if the length of received packets are totally unknown. If OFFFFH is used, the user must make sure that there is some method to accommodate this many bytes. If maximum buffer size is a limiting factor, then that would be used.

When the GSC is under CPU control, internal RAM is typically used for pointers and counters. These pointers and counters would be updated by software for each byte that is received or transmitted. An interrupt is generated as long as there is at least one byte in the receive FIFO. An interrupt is also generated as long as there is room for one byte in the transmit FIFO. It is in the interrupt service routine that counters and pointers are updated and data is transferred to or from the GSC FIFOs. One advantage of CPU control is that the length of received or transmitted packets need not be known prior to the start of GSC activities. When the GSC is under CPU control, user software determines when a transmission has ended. For moving targets, CPU control allows the user software to determine where to store received data at the time it is transferred to RFIFO.

So far only initialization of the GSC and DMA has been explained. In order to use the GSC, the receiver, transmitter, and associated interrupts need to be enabled. These are covered in the following section.

ENABLING RECEIVER AND RECEIVER INTER-RUPTS—There are two receiver interrupt enable bits, EGSRV (Receive Valid) and EGSRE (Receive Error) and one bit to enable the receiver (GREN). The interrupts should always be enabled whenever the receiver is enabled. Once this is done, a user can wait for interrupts to occur and then service the GSC receiver. The conditions which will cause the CPU to vector to GSC receiver interrupt service routines are described in the 8-Bit Embedded Controller Handbook.

In most CSMA/CD applications, GSC receivers will be enabled all the time once the C152 has been initialized. The only time the receiver will not be enabled is when a reception is completed or a receive error occurs. When this happens, the GSC receiver hardware clears GREN, which disables the receiver. The receiver must then be re-enabled by software before it is ready to accept a new frame. One way to do this when under DMA control is to set the receiver enable bit (GREN) in the receiver interrupt service routine. Similarly, the GSC receive interrupts should always be enabled and remain so except for the period of time that it takes to service an interrupt.

Once set, the GSC receiver interrupt enable bits always remain set unless cleared by user software. About the only valid reason for clearing the receiver interrupt enable bits is so that certain sections of code will not be disrupted by GSC activities. If the interrupts are disabled while the receiver is enabled, the amount of time the interrupts are disabled should not exceed 24 bit times. If the interrupts are disabled for a longer period of time, the receive FIFO may be over written.

It is a good practice to enable the GSC receiver interrupts prior to enabling the receiver when under CPU control. Another alternative is to clear the EA bit while enabling the GSC receiver and receiver interrupts. However, this could increase interrupt latency. If something like this is not done, a higher priority interrupt may alter the program flow immediately after the receiver is enabled and prior to enabling the interrupts. This in turn could cause the receiver to overflow. When the receiver is under DMA control the situation is different. First, the interrupts cannot be enabled before the receiver because if RDN is set from a previous reception, the receive valid service routine will be invoked but no reception has yet taken place. The correct sequence when under DMA control would be to set the DMA GO bit, enable the receiver, then enable the receiver interrupts. In this case the worst that could happen is a slow response to RDN getting set. Even this can be worked around by making receive valid the only high priority interrupt.

To enable the receiver interrupt enable bits and the receiver this sequence should be followed:

IEN1 = XXXXXX11RSTAT = XXXXXX1X

or if under DMA control: DCONn = XXXXXXX1 RSTAT = XXXXXX1X IEN1 = XXXXXX11

ENABLING TRANSMITTER AND TRANSMIT INTERRUPTS—There are two transmit interrupt enable bits—EGSTV (Transmit Valid) and EGSTE (Transmit Error) and one transmitter enable bit—TEN (Transmitter ENable). The interrupts should always be enabled whenever the transmitter is enabled. Once this is done, a user can wait for interrupts to occur and then service the GSC transmitter. Conditions which will cause the CPU to vector to GSC transmit interrupt service routines are described in the 8-Bit Embedded Controller Handbook.

Compared with the receiver, opposite conditions exist concerning when the transmitter is operational and the sequence of enabling transmitter versus transmit interrupts. First, the transmitter and its interrupts are disabled all of the time except on those occasions when a transmission is desired. The user's application determines when a transmission is needed. Status of the message, how full a buffer is, or how long since the last message was sent are typical criteria used to judge when a transmission will be started.

When a transmission is complete, the interrupts and the transmitter should be disabled. This is particularly true for the transmit valid interrupt as TFIFO will most likely be empty and TFNF (Transmit FIFO Not Full) will be set. TFNF = 1 is the source of transmit valid interrupts when the GSC is serviced under CPU control.

The transmitter should be enabled before enabling the transmitter interrupts. If the GSC is under CPU control and the interrupts are enabled first, TFIFO may be loaded with data in response to TFNF being set. When TEN is set, data already loaded into TFIFO would be cleared. Consequently, data meant to be transmitted would be lost. If the GSC is under DMA control, it is possible that an interrupt would be generated in response to TDN being set from the previous transmission, yet no transmission has even started since the interrupts were enabled. If using the DMA channels to service the transmitter, TEN must be set before the GO bit for the DMA channel is set. If not, the DMA channel is set that data would be lost.

The correct sequence to enable the transmitter and its interrupt enable bits is:

```
SETB TEN
SETB EGSTE
SETB EGSTV
```

or if under DMA control:

SETB TEN SETB EGSTE SETB EGSTV ORL DCONn, #01

Once all initialization tasks shown so far are completed, reception and transmission may commence. The process of starting, maintaining, and ending transmissions or receptions is covered next.

STARTING, MAINTAINING, AND ENDING TRANSMISSIONS

Prior to starting a transmission, the user will need to set TEN. This enables the transmitter, resets TDN, clears all transmit error bits and sets up TFIFO as if it were empty (all bytes in TFIFO are lost) after a GSC bit clock occurs. Once TEN is set, actual transmission begins when a byte is loaded into TFIFO. Figure 9 is a block diagram of the GSC transmitter and shows how it functions. Once a byte has entered TFIFO, transmission begins. The first step is for the GSC to determine if the link is idle and interframe space has expired. Actually, this occurs continuously, even when not transmitting, but transmit circuitry checks to make sure these conditions exist before transmitting. If these two condi-

tions are not met, the C152 will wait until they are. Once interframe space has expired, $\overline{\text{DEN}}$ is forced low for one bit time prior to the GSC emitting a preamble and BOF. About the time the BOF is output, a byte from TFIFO is transferred to the shift register. As bits are shifted out this register, they pass by the CRC generator, which updates the current CRC value. Bits then enter the data encoder which forms them into Manchester coded waveforms and out TxD. If TFIFO is empty when the shift register goes to grab another byte, the GSC assumes it is the end of data. To complete a frame, bits in the CRC generator are passed through the data encoder and the EOF is appended. One part of the block diagram in Figure 9 is the transmit control sequencer. The transmit control sequencer's purpose is to determine which state the transmitter is in such as Idle, Preamble, Data, or CRC. To perform this function it has connections to all circuits in the transmitter. These connections are not shown in order to make the diagram easier to read.

intel

If the transmitter is under CPU control the first byte is loaded with user software. TFIFO should be filled and counters and pointers updated before proceeding with any other tasks required by the CPU. There is room for up to three bytes in TFIFO. Before loading the first byte, users should examine TDN to ensure that any previous transmissions have completed. If TEN is set before the end of a transmission, that transmission is aborted without appending a CRC and EOF but the interframe space will still be enforced before starting again. A user can identify when TFIFO is full by examining TFNF (Transmit Fifo Not Full). TFNF will always remain at a logic 1 as long as there is room for at least one more byte in TFIFO. There is a one machine cycle latency from when a byte is loaded into TFIFO until TFNF is updated. Because of this latency, the status of TFNF should not be checked immediately following the instruction that loaded TFIFO but should be examined two or more instructions later. Whenever TFNF is set, an interrupt will be generated if EGSTV is set. In response to the interrupt, bytes should be loaded into TFIFO until TFNF is cleared and update any pointers or counters.

Once the user is through with transmitting bytes for the current frame, the GSC transmit valid interrupt (EGSTV) should be disabled. This is to prevent the program flow from being interrupted by unnecessary GSC demands as TFNF will remain set all the time. The GSC transmit error interrupt (EGSTE) must remain enabled as transmit errors can still occur. While under CPU control there is no interrupt associated with transmit done (TDN) so a user must periodically poll this bit to determine when actual transmission is complete. After the last byte in TFIFO is transmitted there is a delay until TDN is set. This delay will be equal to the CRC length plus approximately 1.5 bit times for the EOF. The CRC is appended after the end of data by GSC hardware.




Figure 9. Transmitter Block Diagram

To start a transmission when the GSC is under DMA control, users should first enable the transmitter by setting TEN, then set the GO bit for the appropriate DMA channel. Before the GO bit is set users must initialize the GSC and DMA. Thereafter, the DMA loads the first byte that begins actual transmission and keeps the transmit FIFO full until the end of transmission. In this case, transmission ends when the byte count reaches 0, which means the length of the message to be transmitted must be known before transmission begins.

The DMA channel examines TFNF to determine when the transmitter needs servicing. When a byte is transferred into TFIFO, the DMA channel takes control of the internal bus and the CPU is held off for one machine cycle. This is the only overhead associated with the actual transmission when under DMA control. This is significantly less than the overhead associated with each byte that must be loaded by software when the GSC is under CPU control. When the DMA is servicing the transmitter, at least one machine cycle occurs between each DMA load. This prevents the DMA from hogging the internal bus when servicing the transmitter. It takes five machine cycles to load three bytes to initially fill TFIFO. When transmission ends, TDN will be set and when the GSC is under DMA control it is the setting of TDN that begins the GSC interrupt service routine.

The discussion so far assumes there are no errors during transmission of a frame. However, in CSMA/CD there is always a possibility of an error occurring and part of maintaining transmission is servicing those errors. In the C152 when an error is detected an error bit is set. At the same time the error bit is set, TEN is cleared which disables the transmitter. Types of errors that can occur are: collision detection errors (TCDT), no acknowledgement errors (NOACK) (if HBA is enabled), and underrun errors (UR) (if the DMA channels are used to service the transmitter). After setting the error bit, the C152 jumps to the transmit error vector if EGSTE (Transmit Error enable) is set. Depending on the protocol implemented, a user may wish to take some specific response to an error but in almost all cases the transmitter will be re-enabled and the same data retransmitted. This requires that counters and pointers be initialized, the transmitter enabled, and TFIFO filled. Another frequent action taken is to log the type of error for later analysis or to keep track of specific trends. Once transmission is restarted, the same flow is followed as before, as if no error occurred.

STARTING, MAINTAINING, AND ENDING RECEPTIONS

In most applications, the receiver is always enabled and reception begins when the first byte is loaded into RFIFO. Figure 10 shows a block diagram of the receiver.

As indicated in Figure 10, before the first byte is loaded into RFIFO, the address is checked for a matching address assigned by ADRn. A user can disable address recognition by writing all 1s to the address mask register(s), AMSKn. In this mode all frames with a valid BOF will be received. When the first byte is loaded into RFIFO, RFNE is set. If the address does match, there is a delay of about 24 or 40 bit times from reception of the first bit until a byte is loaded into RFIFO depending on which CRC is chosen. This is due to CRC strip circuitry and the bits required to fill up the shift register.




Figure 10. Receiver Block Diagram



When the GSC is being serviced by the CPU, an interrupt is generated when RFNE is set and if EGSRV is enabled. The user typically responds to an interrupt by removing one byte from RFIFO and storing it somewhere else. The user should check RFNE before leaving the interrupt service routine to see if more than one byte was loaded in to RFIFO. While under CPU control, there is no interrupt generated when reception is complete although receive done (RDN) is set. When RDN is set, the receiver is disabled and user software has to re-enable it. To determine when a frame has ended, the user must periodically poll RDN. After a frame has ended, the user will normally reinitialize pointers, reset counters, and enable the receiver. RDN will not be set when the last byte is transferred to RFIFO because the EOF will not be recognized yet. It takes approximately 1.7 bit times of link inactivity for the EOF to be recognized.

When the GSC is controlled by the DMA channels an interrupt is generated when RDN is set for a valid reception. At this point all a user needs to do is to set the source address registers, set the byte count, set the GO bit, and enable the receiver. Whenever the GSC receiver is being serviced by the DMA channels, the GO bit should be set before the receiver enable bit, GREN. This is to ensure that the DMA channel is active whenever the receiver is enabled. If the receiver is enabled before the DMA channel, it is possible that an interrupt would alter the program flow. An interrupt could delay setting the GO bit so that data is received while the DMA channel is prevented from servicing the GSC. Consequently, an overrun error occurs.

For the GSC receiver, as in the transmitter, an error is always possible. Conditions that set the error bits are the same regardless of how the receiver is being serviced. Possible errors are: receiver collision (RCABT), CRC error (CRCE), overrun (OVR), and alignment error (AE).

The only type of error that user software can take actions to prevent is an overrun error. In this case, when an overrun error occurs it is because the receiver could not be serviced fast enough. Under DMA control, the only way this could happen is if the other DMA channel prevented servicing the GSC by the DMA or the user cleared the GO bit. Solutions to these problems are to turn off the second DMA channel when receiving and not mess around with the GO bit during reception. To determine if the GSC is receiving a packet, the byte count of the appropriate DMA channel can be examined. If the GSC is under CPU control and an overrun occurs it is because there are too many other tasks the CPU is doing or the baud rate is just too high for the CPU to keep up. A solution to this problem is to either cut back on the number of tasks the CPU must perform

while a packet is being received or to switch to DMA control of the GSC.

In all other cases, about all the C152 can do when a receive error occurs is to log the type of error, discard the data already received, and to re-enable the receiver for the next packet. These actions would also be taken for an overrun error.

SUMMARY

Hopefully, this application note has given the reader some insight on how to set up the GSC parameters, how to transmit or receive a packet, and how to respond to error conditions that may arise. The process of obtaining data for transmission or what to do with data received has been left open as much as possible as these vary widely from application to application. In some cases, all the data will be managed by another, more powerful processor. In this situation, the user will have to implement another interface between the main processor and the C152.

Although the whole process of using the C152 may at first, seem confusing and complicated, breaking down this process into steps may make utilizing the C152 much simpler. One suggestion of the steps to follow is:

1) INITIALIZATION

- A) Baud rate
- B) Preamble
- C) Backoff
- D) CRC
- E) Interframe space
- F) Jamming signal
- G) Slot time
- H) Addressing
- I) Acknowledgment
- J) Clearing the collision counter
- K) Controlling the GSC
- L) DMA initialization (if used)
- M) Counter and pointer setup
- N) Enabling the GSC
- O) Enabling the interrupts

2) TRANSMITTING/RECEIVING PACKETS

- A) Starting transmission/reception
- B) Maintaining GSC operations
- C) Ending transmission/reception
- D) Responding to errors

These steps can be used as a checklist to ensure that the minimum set of functions have been implemented that will allow the GSC to be used in almost any application. The list also demonstrates that the bulk of the tasks the user must implement is in initializing the GSC. Once initialization is accomplished, there is comparatively little work left to implement an application.

AP-429

intel

APPENDIX A SOFTWARE EXAMPLE

The following example demonstrates how the DMA can be used to service the GSC in a specific environment. Figure 11 shows a diagram of the hardware used. As shown, the UART is used as a source and destination for data transferred by the GSC. Also shown in Figure 11 are some DIP switches. These DIP switches determine source and destination addresses. The switches are read only once after a reset. The hardware environment is shown for informational purposes only and is not necessarily a real application that would be implemented by a user. Even so, with some minor changes, similar circuits might be used, requiring corresponding changes to be made in the software.

This program has been written with the assumption that a terminal will be connected to the UART. As such, only ASCII data can be transferred and each block of data is delineated by a carriage return (0DH) and line feed (0AH). As data is received by the UART it is stored in one of four rotating buffers. This data will later be transmitted by the GSC to other C152s. Data received by the GSC is stored in one of four different rotating buffers. This data will be transmitted by the UART to a terminal. 1K of external data RAM is connected to the C152 to serve as storage buffers. Consequently, each buffer is one-eighth of available external RAM, or 128 bytes. This provides up to one line of 120 characters for each buffer. Also, each buffer will store additional information such as destination address, source address, and message length. When a line of characters is complete, a flag will be set to signify to the GSC that that buffer is to be transmitted. Conversely, when a packet received by the GSC is complete, a flag is set to identify that buffer is to be output through the UART to a terminal. Whenever access to one buffer is complete, the software manipulates pointers so the next buffer is used. If all 4 buffers are full, data for that type of buffer is no longer accepted until another buffer is available.

Note that this program uses both DMA channels, one for the receiver and one for the transmitter on the GSC. A program could have been written using only one DMA channel. Using both channels has made the program much simpler and shortened the time it takes to change from transmitting to receiving.






Figure 11. Hardware Environment for Software Example

A-2

N) MCS-51 M	DDS 3.30 (038-N) MCS-51 MACRO ASSEMBLER, V2.2 08-ECT MODULE PLACED IN APPNOT1.080	2 PNOT1. F	ł	
DKED BY: C:'	ASMOIVASMOILEXE AFFNULL FUN			
LINE	SOURCE			
÷α	\$XREF \$NOLIST			
165	GSC_BAUD_RATE	EQU	0	; GSC baud rate = 1.5MBPs
16/ 168 169	LSC_BAUD_RATE	EGU	OFCH	;LSC baud rate = 9.6K baud at ;14.7456 MHz
171	IFS_PERIOD	EGU	50	/ number of bit times separating / frames
173 175 175 175	BUF1A_STRT_ADDR EQU	E EGU	HEOO	;buffer 1A's starting address for ;storing data (0 = # of bytes, ;1 = dest addr, 2 = src addr)
177 178 179 180	BUF 1B_STRT_ADDR	E E GU	HEBO	buffer 18's starting address for storing data (BOH = # of bytes, 181 = dest addr, 82 = src addr)
181 182 183 183	BUFIC_STRT_ADDR EQU	EGU	неот	buffer IC's starting address for storing data (100H = # of bytes) s101 = dest addr, 102 = src addr)
181 181 187 181	BUFID_STRT_ADDR	e eu	183H	;buffer 1D's starting address for ;storing data (1804 = # of bytes, ;181 = dest addr, 182 = src addr)
189 190 191	BUF2A_STRT_ADDR EQU	E E BU	201H	;buffer 2A's starting address for ;storing data (200M = # of bytes)
192	BUF2B_STRT_ADDR	R EQU	281H	;buffer 2B's starting address for ;storing data (2BOH = # of bytes)
041 941 197	BUF2C_STRT_ADDR EQU	S EQU	HIOE	ibuffer 2C's starting address for /storing data (300M = # of bytes)
199 200 200	BUF2D_STRT_ADDR EQU	R EQU	381Н	;buffer 2D's starting address for ;storing data (380H = # of bytes)
202	STACK_DFFSET	EGU	вон	istart stack at upper 128 bytes
200 200 100 100 100	CR	EGU	нао	ASCII equivalent for carriage ; return
207	LINE_FEED	EGU	OAH	ASCII equivalent for line-feed
200 210 211	ERROR_POINTER	EGU	RO	/RO holds the address that points / to the next error location to / increment
212				

-42	29														İ	nte
																270720-18
		<pre>GTH EQU 120</pre>	iRAM locations OFAH to OFFH are jused to keep a log of the # of jUR errors (only transmit error)	;RAM locations OF4H to OF9H keep ia log of the # of overrun errors	;RAM locations OEEH to OF3H keep ;a log of the # of abort errors	;RAM locations OEBH to OEDH keep ia log of the # of alignment errors	;RAM locations OE2H to OE7H keep ia log of the # of CRC errors	;RAM locations OE1H to ODCH keep a log of the * of received ;packets that are too long	;RAM locations ODBH to OD6H keep ;a log of the # of TCDT errors	;RAM locations OD5H to OD0H keep ;a log of the # of NOACK errors	ireserve 6 bytes for NOACK counter	number of bytes LSC received which idetermines # of bytes for GSC to itransmit	inumber of bytes GSC received which idetermines # of bytes for LSC to itransmit	idestination address read from iDIP switches (loaded on RESET)	isource address read from DIP iswitches (loaded on RESET)	<pre>(GSC_SRC_ADDR) -1 (LSC_INPUT_LOW) -1; contains the address where the</pre>
		120 *****************	ОFFH	(UR_COUNTER) - 6	(OVR_COUNTER) - 6	(RCABT_COUNTER) - 6	(AE_COUNTER) - 6	(CRCE_COUNTER) - 6	(LONG_COUNTER) - 6	(TCDT_COUNTER) - 6	(NDACK_COUNTER) - 6	7FH	(IN_BYTE_COUNT) -1	(OUT_BYTE_COUNT) -1	(GSC_DEST_ADDR) -1	(GSC_SRC_ADDR) -1 (LSC_INPUT_LOW) - 1
		EGU +* ***	DATA	DATA	DATA	DATA	DATA	DATA	DATA	DATA	DATA	DATA	DATA	DATA	DATA	DATA DATA
	SOURCE	MAX_LENGTH **************	UR_COUNTER	OVR_COUNTER	RCABT_COUNTER	AE_COUNTER	CRCE_COUNTER	LONG_COUNTER	TCDT_COUNTER	NOACK_COUNTER	NEXT_LOCATION	IN_BYTE_COUNT	OUT_BYTE_COUNT	GSC_DEST_ADDR	GSC_SRC_ADDR	LSC_INPUT_LOW LSC_INPUT_HIGH
	LINE	215 215 215 215 217	218 219 221 221	10.4 10.0 10.0 10.0 10.0 10.0 10.0 10.0	555 557 557 557 557 557 557 557 557 557	530 530 530 530 530 530 50 50 50 50 50 50 50 50 50 50 50 50 50	535 535 535	235 236 237 237	240 240	242	10 10 10 10 10 10 10 10 10 10 10 10 10 1	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	2000 2000 2000 2000 2000 2000 2000 200	257 258 258	260 261	265 265 266 266 266 266 266 266 266 266
	LOC OBJ	007B	OOFF	00F9	00F3	OOED	00E7	00E1	00DB	0005	OOCF	007F	007E	007D	007C	007A 007A

A-4

																	270720-19
n																	
PAGE																	
10/19/88		<pre>(LSC_INPUT_HIGH) - 1 (SSC_INPUT_LOW) - 1 icontains the address where the inst GSC received byte will be istored at</pre>	icontains the address where the inext byte for the LSC to xmit	icontains the number of byte for ithe LSC to xmit	ibyte that buffer I control bits Jare in	ibyte that buffer 2 control bits ↓are in	;*************************************	iindicator for when buffer 1C has idata for GSC	;indicator for when buffer 1B has ;data for GSC	;indicator for when buffer 1A has ;data for GSC	isecond of two bits that identify iwhich buffer is the current GSC coutput buffer	first of two bits that identify which buffer is the current GSC coutput buffer	second of two bits that identify imhich buffer is the current LSC simput buffer	first of two bits that identify iwhich buffer is the current LSC input buffer	iindicator for when buffer 2A has idata for LSC	iindicator for when buffer 2B has idata for LSC	indicator for when buffer 2C has
		DATA (LSC_INPUT_HIGH) - 1 DATA (SSC_INPUT_LOW) - 1	ATA (GSC_INPUT_HIGH) -1 ATA (LSC_OUTPUT_LOW) -1	DATA (LSC_OUTPUT_HIGH)-1	DATA ZFH	DATA ZEH	★★★★★★★★★★★★★★★★	BIT (BUFID_ACTIVE) - 1	BIT (BUFIC_ACTIVE) - 1	BIT (BUF18_ACTIVE) - 1	BIT (BUFIA_ACTIVE) - 1	BIT (6SC_OUT_MSB) 1	BIT (esc_DUT_LSB) - 1	BIT (LSC_IN_MSB) - 1	BIT (LSC_IN_LSB) - 1	BIT (BUF2A_ACTIVE) - 1	BIT (BUF2B_ACTIVE) - 1
APPN0T1	SDURCE	GSC_INPUT_LOW D GSC_INPUT_HIGH D	LSC_OUTPUT_LOW DATA LSC_OUTPUT_HIGH DATA	LSC_OUT_COUNTER D	BUFFER1_CONTROL D	BUFFER2_CONTROL D.	; ************************************	BUFIC_ACTIVE B	BUF1B_ACTIVE B	BUFIA_ACTIVE B	GSC_DUT_MSB	CSC_OUT_LSB B	LSC_IN_MSB B	LSC_IN_LSB B	BUFZA_ACTIVE B	BUF2B_ACTIVE B	BUF2C_ACTIVE B
MCS-51 MACRO ASSEMBLER A	LINE	0 1 0 0 0 0 0 1 0 0 0 0	274 274 274 274 275 275 275 275 275 275 275 275 275 275	277 278 278	280	283 284 285	286 287 288	291 291 292	295 294	297 298 298	100 100 100 100 100 100 100 100 100 100	000 000 000 000 000 00 00 00 00 00 00 0	200 200 200 200 200 200 200 200 200 200		315 916 116	319 320 320	321
MCS-51 MA	LOC OBJ	0079 0078	0077 0076	0075	002F	002E	007F	007E	007D	0070	007B	007A	0079	0078	0077	0076	0075

P-42	9																		İI	nt	e
4																					270720-20
/88 PAGE			s	5		3			6	***											
10/19/88		; data for LSC	; indicator for when buffer 2D has ; data for LSC	second of two bits that identify which buffer is the current GSC simput buffer	ifirst of two bits that identify which buffer is the current GSC input buffer	isecond of two bits that identify iwhich buffer is the current LSC ioutput buffer	ifirst of two bits that identify iwhich buffer is the current LSC ioutput buffer	indicator for first GSC xmit	;indicator that LSC is outputting ;a received packet	***********************************											
			BIT (BUFZC_ACTIVE) - 1	BIT (BUF2D_ACTIVE) - 1	BIT (GSC_IN_MSB) - 1	BIT (GSC_IN_LSB) - 1	BIT (LSC_OUT_MSB) - 1	BIT (LSC_DUT_LSB) - 1	BIT (FIRST_CSC_OUT) -1	*********	NOL	ш	LID_REC		ROR_REC		LID_XMIT		ROR_XMIT		ERVICE
APPNOT 1	SOURCE		BUF2D_ACTIVE	GSC_IN_MSB	6SC_IN_LSB	LSC_OUT_MSB	LSC_OUT_LSB	FIRST_GSC_DUT	LSC_ACTIVE	****	START: DRG O UMP INITIALIZATION	URG 23H JMP LSC_SERVICE	ORG 2BH GSC_REC_VALID: JMP GSC VALID_REC	DRC 33H	GSC_REC_ERRUN: JMP GSC_ERROR_REC	ORC 43H	UMP GSC_VALID_XMIT	ORG 4BH	GSC_XMII_EHNUN: JMP GSC_ERROR_XMIT	ORG 53H DMA1 DONE:	JMP DMA1_S
	LINE	323	1999 1999 1999 1999 1999 1999 1999 199	336 336 336 336 356 356 356 356 356 356	332 332 45 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	933 933 933 933 933 933 933 933 933 933	941 941 941	2450 2440 2440	347 347	348 349	350 351 352 352	3 3 4 3 5 5 9 6 9 6 9 6	357 358 358 359	361 362	363 465 745	366	368	370	372	374 375 375	376
MCS-51 MACRO ASSEMBLER	LOC OBJ		0074	E200	0072	0071	0010	006F	006E		0000 0000 020100	0023 02058A	002B 020568	0033	0033 020580	0043	0043 0204AA	004B	004B 0204E3	0053	0053 020610

MCS-51 MACRO ASSEMBLER	MBLER	APPNOT 1	10/19/88 PAGE 5
LOC OBJ	LINE	SOURCE	
0100	379 379	DRG 100H INITIALIZATIDN:	
0100 758180	381	MOV SP, #STACK_DFFSET	istart stack at user defined addr
0103 120243	000 000 000 000 000 000 000 000 000 00	CALL ADDRESS_DETERMINATION	setup addressing (only done on RESET)
0106 120200	986 986	CALL GSC_INIT	initialization for CSC
0109 120234	388	CALL LSC_INIT	initialization for LSC
010C 12025B	391 991 991	CALL GENERIC_INIT	igeneral initialization not dealing with interrupts. GSC. or LSC
010F 120250	394 394	CALL INTERRUPT_ENABLE	senable interrupts
	395 396	MAIN	
0112 207C17	399 398 398	UB BUF1A_ACTIVE, BUFFER1_START	isee if buffer IA has something ito transmit out GSC
0115 207014	400 401	UB BUF18_ACTIVE, BUFFER1_START	<pre>isee if buffer 1B has something it to transmit out GSC</pre>
0118 207E11	404 404 404	UB BUFIC_ACTIVE, BUFFER1_START	isee if buffer IC has something ito transmit out GSC
011B 207F0E	404 405 704 704	JB BUFID_ACTIVE, BUFFER1_START	isee if buffer ID has something ito transmit out GSC
011E 207710	404	JB BUF2A_ACTIVE, BUFFER2_START	isee if buffer 2A has something ito transmit out LSC
0121 20760D	- 14 4 - 10 14 4 - 10 14 4	UB BUF2B_ACTIVE, BUFFER2_START	isee if buffer 2B has something ito transmit out LSC
0124 20750A	415 415 715	UB BUF2C_ACTIVE, BUFFER2_START	isee if buffer 2C has something ito transmit out LSC
0127 207407	414 814 817	JB BUF2D_ACTIVE, BUFFER2_START	isee if buffer 2D has something ito transmit out LSC
012A BOE6	421	UMP MAIN	
	424	BUFFER1_START:	
012C 12032F	455 426 526	CALL NEW_BUFFER1_OUT	; this routine should start a ; transmission if a buffer is full
012F 80E1	824	MP MAIN	
	634 064	BUFFER2_START:	
0131 12043F	432	CALL NEW_BUFFER2_DUT	ithis routine starts a transmission 270720-21

-42	9																			İ	nte
8																					270720-22
		out the LSC if one of the buffers is full					<pre>init for CSMA/CD, B-bit preamble, 16-bit CRC, B-bit addresses</pre>	, init IFS for period between frames	,clear collision counter	vinit GSC interrupts for DMA	, DMAO will service TFIFO	init DMAO with SFR as dest, ext RAM ias source, serial port demand mode	,DMA1 will service RFIFO	iload DMA byte count with maximum imessage length	/init DMA1 with ext RAM as dest/ /SFR as source, serial port demand /mode, and set CD bit.		SIRT_ADDR) A_STRT_ADDR) A_sinit GSC input address storage	/init DMA destination address to /match GSC input address storage	; enable receiver	<pre>iset indicator that first GSC xmit i has not yet occurred</pre>	isetup timer1 to generate LSC baud
	SOURCE		UMP MAIN		GSC_INIT:	MOV BAUD, #GSC_BAUD_RATE	MOV GMOD, #02H	MOV IFS, #IFS_PERIOD	MOV TCDCNT, #0	SETB DMA	MOV DARLO, #TFIFO	MDV DCONO, #10011000B	MOV SARL1,#RFIFO	MDV BCRH1,#0 MDV BCRL1,#MAX_LENGTH	MDV DCDN1,#01101001B	MOV ADRO, CSC_SRC_ADDR	MOV GSC_INPUT_LOW.#LOW (BUFZA_SIRT_ADDR) MOV GSC_INPUT_HIGH,#HIGH (BUFZA_SIRT_ADDR) init '	MOV DARLI, GSC_INPUT_LOW MOV DARH1, GSC_INPUT_HIGH	SETB GREN	SETB FIRST_GSC_DUT	RET * INCLUDE (LSCINIT.SRC) LSC_INIT: MOV TH1.#LSC_BAUD_RATE
	LINE	4 4 4 0 0 0 0 4 0	5 4 4 7 5 7 5 7 5 7 5 7 5 7 5 7 5 7 5 7	438 438 414		44	444	446 447	844 644	451	4 6 6 6 7 7 6 7 7 6 7 7 6 7 7 7 7 7 7 7	455 455	457 458	4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	464 464 465 465 766	468 469	4 4 4 4 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	475 475 475 725	478 479	481 481 482	483 484 485 +1 486 486
					1	1 1 1	 - H	7		H 11		111				111				111	
	LQC 0BJ		0134 BODC	0200		0200 759400	0203 758402	0206 754414	0209 750400	0200 D2DB	020E 75C285	0211 759298	0214 75B2F4	0217 75F300 021A 75F278	021D 759349	0220 857095	0223 75790 1 0226 757802	0229 8579D2 022C 8578D3	022F D2E9	0231 D26F	0233 22 0234 758DFC

A-8

																						270720-23
10/17/88 PAGE 7		jinit timer1 as 8-bit auto-reload	LSC as 8-bit UART and enable ver	istart timer to generate baud rate		iselect output 0 of '138	iread GSC receive address from JDIP switch #1	iselect output 1 of '138	;read GSC xmit address from DIP ;sujtch #2			ienable GSC receive valid interrupt	∋ GSC receive error interrupt	enable LSC interrupt	senable DMA1 done interrupt	ienable interrupts			/insure all buffer I active bits /= 0, current input and output /buffer = 1A	<pre>insure all buffer 2 active bits = 0. current input and output ;buffer = 1B</pre>	iinsure LSC_ACTIVE = O before istarting a reception	
APPNOT1	SDURCE	GRL TMOD,#00100000B ANL TMOD,#00101111B ,init t	MOV SCON, #01010000B ; setup LSC ; teceiver	SETB TR1 / start /	RET \$INCLUDE (INITADDR.SRC) ADDRESS DETERMINATION		MOV GSC_SRC_ADDR.P4 ; 176	GRL P1,#20H	MOV GSC_DEST_ADDR, P4 : rea	RET *INCLINE (ENAINT SPC)	INTERRUPT_ENABLE:	SETB EGSRV ; enable	SETB EGSRE	SETB ES ; enable	SETB EDMA1 : enable	SETB EA ; enable	RET	\$INCLUDE (GENINIT, SRC) GENERIC_INIT:	MOV BUFFER1_CONTROL, #0	MOV BUFFER2_CONTROL, #0	CLR LSC_ACTIVE	MOV LSC_INPUT_LOW, #LOW (BUFIA_STRT_ADDR)
	LINE	= 1 488 = 1 489 = 1 499					=1 502 =1 503 =1				513						=1 525 =1 525		-1 530 =1 531 532 ==1 532 ==1 532			
MCS-51 MACRO ASSEMBLER	LOC 08J	0237 438920 023 A 53892F	023D 759850	0240 D28E	0242 22	0243 53901F	0246 850070	0249 439020	024C 85C07D	024F 22		0250 D2C8	0252 D2C9	0254 D2AC	0256 D2CC	0258 D2AF	025A 22		0258 752F0 0	025E 752E00	0261 C26E	0263 757803

29														in	t
															270720-24
	A_STRT_ADDR) ;load address pointers with ;starting address of buffer 1A	<pre>>byte count initialized to 2 >because destination and source > address will take first two bytes > and counter is not incremented.</pre>		iclear out error counter area ;loop until all counters ≕ O		;add 1 on first loop	;# of bytes in each counter field						Joverflow if carry generated. This uses initially upt in to stop the ifouw of the program if any of the ifror counters vverflowed with the ifrortation that the user would modify the code to dump the error inddify the code to dump the error icounter locations.	point to mab of counter field	
SDURCE	MOV LSC_INPUT_HIGH, #HIGH (BUFIA_STRT_ADDR) 1 5	MDV IN_BYTE_COUNT, #02	MDV RO, #NEXT_LOCATION COUNTER_CLEAR: INC RO	MOV @RO,#O Cume Ro,#OFFH, counter clear	RET \$ INCLUDE INCREMENT	SETB C	ROV R7, #6	INC_COUNT_LOOP:		MDV @ERROR_POINTER, A	DEC ERROR_POINTER	DJNZ R7, INC_COUNT_LOOP	JC COUNTER_DVERFLOW	COUNTER_DVERFLOW: INC ERROR_POINTER	
LINE	545 545 745 745 745	9448 9448 950 948 950 948 948 948 949	2222 2222 224 224 225 24 225 24 225 24 225 24 225 25 25 25 25 25 25 25 25 25 25 25 25	558 558 558	560 561 562 562 563 564 1	566	569 569	571	574	576	579	280		593 595 595 595	
					7777 7	11		1771	7 17 1	777	11	ពីជា	,		•
LOC OBJ	0266 757A00	0269 757F02	026C 78CF 026E 08	026F 7600 0271 BBFFFA	0274 22	0275 D3	0276 7F06			027B F6	027C 18	027D DFF9	027F 4001	0282 08	

MCS-51 MACRO ASSEMBLER	ASSEMBL	ER	APPNDT1	10/19/88 PAGE 9
LOC 08J		LINE	SOURCE	
0283 76FF	11	598 598	MOV @ERRDR_POINTER, #OFFH	iand store OFFH
0285 08	1 1 1	009	INC ERROR_POINTER	spoint to next byte of coutner field
0286 76FF	177	209 709	MOV @ERRDR_POINTER, #OFFH	; and store OFFH
0288 08	111	404 404	INC ERROR_POINTER	spoint to next byte of counter field
0289 76FF		606 605	MOV @ERROR_POINTER, #OFFH	iand store OFFH
0288 08	11	809	INC ERROR_POINTER	point to next byte of counter field
028C 76FF		610	MOV @ERRDR_POINTER, #OFFH	iand store OFFH
028E 08		612	INC ERROR_POINTER	point to next byte of counter field
028F 76FF	111	614 415	MOV @ERROR_POINTER, #OFFH	and store OFFH
0291 08	111	616	INC ERROR_POINTER	point to next byte of counter field
0292 76FF		618 618	MOV @ERROR_POINTER,#OFFH	and store OFFH
0294 BOFE	1	620	a ∰0	if the error counters overflow the
		621		program continues to loop at this cloration until H/W resets the device
	•	623	+1 \$INCLUDE (BUFIMGT.SRC)	
	71	624 475	NEW_BUFFER1_IN:	
	; ;	0 6 7 6 7 6	***************	·
	ត ត	627 628	/This section uses a bit address are active (contains data for G	i this section uses a bit addressable control byte to determine which butfers are active (contains data for SGS to output), the last buffer used by the LSC
	1 1	629	input, and the last buffer used by the GSC output.	by the GSC output.
		631	; The control byte is defined as follows:	follows:
	T i	632		co = Bliffer 14
	1	604 604		= BUFFER
	i i	635		10 = BUFFER 1C
		637 637		
	11	869 926		t ast Bufffer Used Last Buffer Used
		640		F
	. .	641 642		
	11	643		
	11	644 645		
	1 n	646 645		
	1	648 97	• • • • •	
		650	ACTIVE	
		651 652		BUFIA_ACT 6SC_0UT_LSB LSC_IN_MSB
				92-02/0/2

BUFID_ACT BUFIB_ACT BUFID_ACT BUFIB_ACT JB LSC_IN_PGB.LSC_IN_ID_IA JB LSC_IN_PGB.LSC_IN_ID_IA JB LSC_IN_PGB.LSC_IN_IC JB LSC_IN_LSB.LSC_IN_IC JB LSC_IN_IB JCC LN_IB JCC LN_IC JCC LN_IB JCC LN_IB JCC LN_IB JCC LN_IB JCC LN_IB JCC LN_IB JCC LN_IC JCC LN_IB JCC LN_IC JCC LN_IC JCC LN_IB JCC LN_IC JCC JCC JCC JCC JCC JCC JCC JCC JCC JC JCC JCC JCC JCC JCC JCC JCC JCC JCC JCC																		
FID_ACT BUFIB_ACT BUFID_ACT BUFIB_ACT ILSC_IN_MEBLLSC_IN_LDL_IA If LSC_IN_MEBB = 1 (10 or 1D), item the net buffer to be used anot be internation item the net buffer to be used into the internation item the net buffer to use is if LSC_IN = 00B (only combination item the buffer is not use is if buffer iB is active then the item the buffer iB is active then the isoto the used is into use is if buffer iB is active then the isoto the used is active then the isoto the used is active then the isoto the used is active then the isoto the used is active then the isoto the used is active then the isoto the used is active the used isoto the used is active the isoto the used is active the used isoto the used is active the isoto the used is active the used isoto the used is active the isoto the used is active the used isoto the used is active the isoto the used isoto the used the isoto the used isoto the isoto the used isoto the used the isoto the used isoto the used the isoto the used isoto the isoto the used isoto the used the isoto the used isoto the used the isoto the used isoto the used the isoto the used isoto the used the isoto the used isoto the used the isoto the used isoto the used the isoto the used isoto the used the isoto the used isoto the used the isoto the used isoto the used the isoto the used isoto the isoto the used isoto the used the isoto the used isoto the																		
FID_ACT BUFIB_ACT LSC_IN_MSB.LSC_IN_ID_IA LSC_IN_MSB.LSC_IN_IC LSC_IN_HSB.LSC_IN_IC LSC_IN_LSB.LSC_IN_IC LSC_IN_LSB.LSC_IN_IC BUFIB_ACTIVE.BUFFERS_I_FULL V DPH., #HICH (BUFIA_STRT_ADDR) - 3 V DPH., #HICH (BUFIA_STRT_ADDR) - 3		*******	<pre>if LSC_IN_MSB = 1 (1C or 1D), then the next buffer to be used imust be 1D or 1A.</pre>	if LSC_IN = 01B then next buffer if or LSC to use is 1C) if LSC_IN = 008 (only combination ;left) then next buffer to use is ,18	, if buffer IB is active then the ,GSC has not yet emptied it and ,all the buffers must be full	isetup DPTR to point at the beginning of buffer IA (first byte ishould contain number of bytes	;load acc with byte count for MDVX	istore byte count at first byte of ibuffer 1A	DPTR now points to where the destination address should be	get stored destination address	istore destination addr in XRAM	;DPTR now points to where source ;address should be stored	iget stored source address	store destination addr in XRAM	vindicate that BUFIA has data to be output by the GSC and that the LLSC has moved on to the maxt buffer	iset flags to indicate that the icurrent input buffer (for LSC) is 1B	DDR) ADDR) inad startino address of buffer
		F1D_ACT BUF1B_ACT *********************************	LSC_IN_MSB, LSC_IN_ID_IA	LSC_IN_LSB, LSC_IN_IC	.18°	BUF1B_ACTIVE, BUFFERS_1_FULL		/ A, IN_BYTE_COUNT	/X EDPTR,A	DPTR	/ A, CSC_DEST_ADDR	JX @DPTR,A	C DPTR	V A. GSC_SRC_ADDR	VX @DPTR,A	TB BUFIA_ACTIVE	r LSC_IN_MSB TB LSC_IN_LSB	V LSC_INPUT_LOW, #LOW (BUF1B_STRT_AL V LSC_INPUT_HIGH, #HIGH (BUF1B_STRT_
	141	653 654 655	656 656 658 658	661 661	665 665 665 665	669 669 670	6779 673 673 75 75	677	679 680	683 683	684 685	080	689	691 692	573 594	670 698 698 698 698	702	705
LI N N N N N N N N N N N N N N N N N N N										 		ี นี้ 1				777777		
			0296 2079 4E	0299 207823		029C 207D43	029F 758200 02A2 758300	02A5 E57F	02A7 F0	02AB A3	02A9 E57D	OZAB FO	02AC A3	02AD E57C	02AF FO	02B0 D27C	0282 C279 0284 D278	0286 757883 0289 757 A 00

																		270720-27
E 11																		
PAGE																		
10/19/88		18	if buffer IC is active then the iOSC has not yet emptied it and is all the buffers must be full	;setup DFTR to point at the beginning of buffer 1B (first byte should contain number of bytes	/load acc with byte count for MOVX	store byte count at first byte of buffer 1B)DFTR now points to where the destination address should be	get stored destination address	store destination addr in XRAM	;DPTR now points to where source ;address should be stored	;get stored source address	istore destination addr in XRAM	indicate that BUFIC has data to be output by the GSC and that the iLSC has moved on to the next buffer	iset flags to indicate that the icurrent input buffer (for LSC) is IC	DR) ADDR) ADd starting address of buffer /1C			if the buffers are full, the pgm wull be locked in the LSC service
APNOT 1	SOURCE	UMP NEW_BUF1_IN_END LSC_IN_IC:		MOV DPL.#LOM (BUF18_STRT_ADDR) - 3 MOV DPH.#HIGM (BUF18_STRT_ADDR)	MOV A. IN_BYTE_COUNT	MOVX @DF1R, A	INC DPTR	MOV A, GSC_DEST_ADDR	MOVX @DPTR,A	INC DPTR	MOV A, GSC_SRC_ADDR	MOVX EDPTR, A	SETB BUF18_ACTIVE	CLR LSC_IN_L5B SETB LSC_IN_MSB	MOV LSC_INPUT_LOW, #LOW (BUFIC_STRT_ADDR) MOV LSC_INPUT_HIGH, #HIGH (BUFIC_STRT_ADDR) 11	UMP NEW_BUF1_IN_END	BUFFERS_1_FULL:	CALL IRET
3LER	LINE	708 709 710 711 712	715 715 716 717 718	719 721 721 723	724	726 727 728	729	267	407	736	601	141	744 744 745 745	749	752	757	759	7 61 762
ASSEME					1 8		1 1 1	 	111	1777	វីទីរី	1111					= =	1
MCS-51 MACRO ASSEMBLER	08.0	02BC 02032D	207E20	758300 758300	ES7F	FO	ЕV	E57D	FO	БA	E57C	FO	D27D	C278 D279	757803 757A01	02032D		02E2 12032E
MCS-	LOC	02BC	02BF	0205	0208	02CA	02CB	0200	02CE	02CF	02D0	02D2	0203	02D5 02D7	02D9 02DC	02DF		0262

AP-429

MCS-51 MACKU ASSEMBLEK	ASSEMBLER	APPNOT1	10/13/88 PAGE 12
LOC 08J	LINE	SOURCE	
	=1 763 =1 764 =1 765 =1 765 =1 766 =1 766		routine in an "interrupt in progress" mode . It the DMA then frees up a buffer, the interrupt routine cannot clear the buffer sative bit until the interrupt (CGSTV/EGSTE) is serviced
OZE3 BOAF		UMP NEW_BUFFER1_IN LSC IN ID IA:	continue scanning active buffers cuntil one is freed up
02E7 207823		UB_LSC_IN_LSB, LSC_IN_IA LSC_IN_ID:	if LSC_IN = 11 then next buffer inext buffer is 1A
02EA 207FF5		UB BUF1D_ACTIVE.BUFFERS_1_FULL	if buffer ID is active then the GSC has not yet emptied it and sall the buffers must be full
02ED 758200 02F0 758301	=1 784 =1 784 =1 785 =1 786	MOV DPL,#LOW (BUFIC_STRT_ADDR) - 3 MOV DPH,#HIGH (BUFIC_STRT_ADDR)	/setup DPTR to point at the /beginning of buffer IC (first byte /should contain number of bytes
02F3 E57F		MOV A, IN_BYTE_COUNT	;load acc with byte count for MOVX
02F5 FO		MOVX @DFTR.A	store byte count at first byte of subfer 1C
02F6 A3		INC DPTR	;DPTR now points to where the ;destination address should be
02F7 E57D		MOV A.GSC_DEST_ADDR	iget stored destination address
02FA A3		INC DPTR	; DPTR now points to where source ; ddfress should be stored
02FB E57C		MOV A, CSC_SRC_ADDR	iget stored source address
OZFD FO		MOVX @DPTR, A	store destination addr in XRAM
02FE D27E		SETB BUFIC_ACTIVE	jindicate that BUFIC has data to be output by the GSC and that the jLSC has moved on to the next juffer
0300 D278 0302 D279		SETB LSC_IN_MSB SETB LSC_IN_MSB	; set flags to indicate that the ; current input buffer (for LSC) ; is 1D
0304 757883		MOV LSC_INPUT_LOW, #LOW (BUF1D_STRT_ADDR)	JDR)


AP-429

PAGE 13																			270720-29
10/17/88 PA		DDR) >load starting address of buffer >1D			<pre>.if buffer 1A is active then the .GSC has not yet emptied it and .all the buffers must be full</pre>	setup DFTR to point at the beginning of buffer ID (first byte should contain number of bytes	, load acc with byte count for MOVX	store byte count at first byte of buffer 1A	;DPTR now points to where the ;destination address should be	iget stored destination address	store destination addr in XRAM	;DPTR now points to where source ;address should be stored	iget stored source address	istore destination addr in XRAM	indicate that BUFID has data to be output by the GSC and that the LSC has moved on to the next buffer	iset flags to indicate that the icurrent input buffer (for LSC) iis 1A	t) DDR) joad starting address of buffer ,iA		
APPNOT 1	SDURCE	MOV_LSC_INPUT_HIGH,#HIGH (BUFID_STRT_ADDR) 11 11	UMP NEW BUFI IN FND	LSC IN 1A	UB BUFIA ACTIVE BUFFERS I FULL	MOV DPL, WICH (BUFID STRT ADDR) 3 MOV DPH, WHICH (BUFID STRT ADDR)	MOV A, IN_BYTE_COUNT	MOVX ØDPTR.A	INC DPTR	MOV A, GSC_DEST_ADDR	MOVX @DPTR, A	INC DPTR	MOV A, GSC_SRC_ADDR	MOVX @DPTR, A	SETB BUFID_ACTIVE	CLR LSC_IN_KSB CLR LSC_IN_MSB	MOV LSC_INPUT_LOW,#LOW (BUFIA_STRT_ADDR) MOV LSC_INPUT_HIGH,#HIGH (BUFIA_STRT_ADDR) , 1/	NEW_BUF1_IN_END:	IRET:
	LINE	818 819 820	100	823 824 925	828 824 828	833 831 833 833 833 833 833 833 833 833	835 835	833 838 838 838	8410 140 1410		0410 1410 1410	842 848 788	850 950	852 852	855 855 856 856	859 860 861	865 863 865 865	867 868 869 870 871	872
ASSEMB			ī	<u>н</u> н і	- -	0 P - 6 0	6 - 1 -	 1 h B		7 11 1		4 1		777		1111		1	=
MCS-51 MACRO ASSEMBLER	LDC 08J	0307 757A01	030A 02032D		030D 207CD2	0310 758280 0313 758201	0316 E57F	0318 F0	0319 43	031A E57D	031C F0	031D A3	031E E57C	0320 FO	0321 D27F	0323 C278 0325 C279	0327 757 8 03 032 A 757 A00	032D 22	

P-42	9																																						ľ	ן	ţ	e	ļ
14																																											270720-30
PAGE																																											
10/17/88		;re∾enable interrupts			do not start another transmission) if one is in progress (signified the the start of the second second second second second second second second	ing the 1, but this should heve it have the second se		do not start a new GSC xmit if one	is currently in progress		second one in case interrupt	, occurs during previous test	100 GCC DUT MCR = 1 then current	buffer is IC or ID		if GSC_OUT = 01B then current	DUTTET IS IB	; if GSC_OUT = 00B then the buffer	is IA	.it button 10 is not active then	i the LSC has not yet filled it	since the GSC emptied it last	; load DPTR with address of bute	; that holds byte count for 1Å	; aet bute count for buffer 1A		/load DMA byte count with length		iinsure high byte count = O	;(should already be O)	;DPTR now points at dest addr		; source address for start of	idata to send		indicate next output buffer will	ibe buffer 1B	iroutine that starts transmission		if GSC_DUT = 01B then the buffer	BI SI	
	SOURCE	RETI	NEW BUFFER1 DUT:		UNB TEN, SECOND_TEN_CHECK			TRANSMISSION_IN_PROGRESS	UMP NOTHING_FOR_GSC		SECOND TEN CHECK	JB TEN, TRANSMISSION IN PROGRESS		UN PEC DUT MER.REC DUT 10 1D			JB 6SC_OUT_LSB, 6SC_OUT_1B		GSC DUT IA:		AND PURTY ACTING MOTULING EDD CCC			MOV DPTR,#(BUF1A STRT ADDR) -3		MOUY A. BUPTR		MOV BCRLO, A		MDV BCRHO, #0		INC DPTR		MUU SARHO, DPH		CID ASC OLT MSB	SETB CSC OUT LSB	1	IND START CSC RUT		GSC_DUT_IB:		
T T	LINE	873 873	875	876	877	8/8	BB0	881	882	688	885	986	887		890	891	892 892	894 894	895	896	897	899 899	006	206	604	404 405	906	706	006	910	911	913	914	916	917	210	920	921	425	924	925	926	121
ASSEMBL			1 1	н	T,			=	11	11	1 1	1×			- 11	1 8		1 1	. 	=1	1 i			1 1		1 1		11 1	1	i ii	11	, -1 ,	••• •		1	1			1 1		=		i
ų.	LOC OBJ	032E 32			032F 30D903				0332 0203AF			0335 20D9FA		TERTOC REFO			033B 207A1A				373606 3660			0341 900000		0344 F0		0345 F5E2		0347 75E300		034A A3	CAC920 8460	034E 8583A3		0351 C278	0353 D27A		0355 020346				

MCS-51 MACRO ASSEMBLER	SEMBLER		APPNDT1	10/19/88 PAGE 15
0BJ	LINE	۳	SOURCE	
0358 307D54		928 929 930	UNB BUFIB_ACTIVE.NOTHING_FOR_GSC	<pre>>if buffer 1B is not active then >the LSC has not yet filled it >since the GSC emptied it last</pre>
035B 9000B0		104	MOV DPTR,#(BUF18_STRT_ADDR) -3	, load DPTR with address of byte , that holds byte count for 18
035E EO		5 6 Z	MOVX A, EDPTR	get byte count for buffer 1B
035F F5E2		937 937 938	MDV BCRLO, A	;load DMA byte count with length . of message to transmit
0361 75E300		2 4 4 2 0 1	MOV BCRHO, #O	,insure high byte count ≕ O ,(should aiready be O)
0364 A3		942 943	INC DPTR	; DPTR now points at dest addr
0365 8582A2 0368 8583A3		945 945 945	MDV SARLO, DPL MDV SARHO, DPH	ssource address for start of data to send
0368 D278 036D C27A		948 950 951	SETB CSC_DUT_MSB CLR CSC_DUT_LSB	, indicate next output buffer will , be buffer IC
036F 0203A6		505 105 105	UMP START_GSC_DUT	rroutine that starts transmission
	=1	2021 2021	GSC_DUT_1C_1D:	
0372 207A1A		957 958 959	UB @SC_OUT_LSB, @SC_OUT_ID	ioutput buffer will be ID if .65C_OUT = 11B
		961 962	esc_our_ic:	if GSC_DUT = 10B then the buffer is 1C
0375 307E37		964 965 965	UNB BUFIC_ACTIVE, NOTHING_FOR_GSC	if buffer IC is not active then the LSC has not yet filled it since the GSC emptied it last
0378 900100		969 969 969	MOV DPTR,#(BUF1C_STRT_ADDR) -3	;load DPTR with address of byte ;that holds byte count for 1C
037B EO		212	MOVX A, EDPTR	iget byte count for buffer 1C
037C F5E2		979 479 14	MDV BCRLO, A	/load DMA byte count with length ; of message to transmit
037E 75E300		679 879 779	MDV BCRHO, #0	; insure high byte count = 0 ; (should already be O)
0381 A3		B//	INC DPTR	; DPTR now points at dest addr
0382 8582 A 2 0385 8583 A 3	1 I I 8 8 8	780 981 982	MOV SARLO, DPL MOV SARHO, DPH	isource address for start of 270720-31
			-	

-429																			İ	in	tel
																					270720-32
	idata to send	vindicate next output buffer will	; be buffer ID	iroutine that starts transmission	if $GSC_OUT = 11B$ then the buffer is 1D	if buffer ID is not active then the LSC has not yet filled it since the GSC emptied it last	;load DPTR with address of byte ;that holds byte count for 1D	iget byte count for buffer 1D	;load DMA byte count with length ;of message to transmit	iinsure high byte count = O ;(should already be O)	, DPTR now points at dest addr	ssource address for start of idata to send	i indicate next output buffer will ibe buffer 1A	iroutine that starts transmission	; enable GSC transmitter	enable GSC transmit valid (TDN)	ienable GSC transmit error int	istart DMA which starts data output			
SOURCE		SETB 6SC_OUT_MSB SETB 6SC_OUT_LSB		UMP START_GSC_DUT	esc_out_to:	UNB BUF1D_ACTIVE, NOTHING_FOR_GSC	MOV DPTR,#(BUF1D_STRT_ADDR) -3	MDVX A, EDPTR	MOV BCRLO. A	MDV BCRHO, #O	INC DPTR	MDV SARLO, DPL MDV SARHO, DPH	CLR CSC_DUT_MSB CLR CSC_DUT_LSB	START_GSC_DUT:	SETB TEN	SETB EGSTV	SETB EGSTE	DRL DCDNO, #01	NDTHING_FOR_GSC:	RET	\$INCLUDE (BUF2MGT.SRC) NEW_BUFFER2_IN:
ĥ	683	984 985 986	987 988	686 686	992 992	995 495 495	666 866	1000	1002	1005 1006 1007	1008	1011	101 4 1015 1016 1017	1019	1021	1023	1025	1028	1030	1032	1035 +1 1036 1037
	=1	1 1 1		ии			u	11.	1 1 1	777						 		1 1		1 7 7	
LOC OBJ LI		0388 D278 038A D27A		0380 020346		038F 307F1D	0392 900180	0345 EO	0396 F5E2	0398 75E300	039B A3	0396 8582A2 039F 8583A3	03A2 C27B 03A4 C27A		03A6 D2D9	03 4 8 D2CB	OJAA DZCD	03AC 439201		03AF 22	



	subtracted because first 2 bytes sare the destination and source saddresses	;load acc with byte count for MOVX	istore byte count at first byte of ibuffer 2A	indicate that BUF2A has data to be output by the LSC and that the SSC has moved on to the next ibuffer	set flags to indicate that the icurrent input buffer (for GSC) is 2B) DRA /load starting address of buffer /28			if buffer 2C is active then the /LSC has not yet emptied it and all the buffers must be full	setup DPTR to point at the sbeginning of buffer 2B (first byte sbould contain number of bytes	; for SUBB	Amaximum packet length and the initial value for BCRL1 (2 subtracted because first 2 bytes fare the destination and source addresses	;load acc with byte count for MOVX	store byte count at first byte of buffer 2B	indicate that BUF2B has data to be output by the LSC and that the iSSC has moved on to the next buffer
SOURCE		SUBB A, BCRL1	MOVX EDPTR, A	SETB BUF2A_ACTIVE	CLR CSC_IN_MSB SETB CSC_IN_LSB	MOV GSC_INPUT_LOW,#LOW (BUF2B_STRT_ADDR) MOV GSC_INPUT_HIGH,#HIGH (BUF2B_STRT_ADDR) ;21	UMP NEW_BUF2_IN_END	6SC_IN_2C:	UB BUF2C_ACTIVE,BUFFERS_2_FULL	MOV DPL,#LOW (BUF2B_STRT_ADDR) - 1 MOV DPH,#HIGH (BUF2B_STRT_ADDR)	CLR C	MOV A.#(MAX_LENGTH) - 2	SUBB A, BCRLI	MOVX EDPTR.A	SETB BUF28_ACTIVE
LINE												1132 1133 1134 1135			
		H 11										,,,,,,,,,,		.	
LOC OBJ		03C2 95F2	03C4 F0	03C5 D277	03C7 C273 03C9 D272	03CB 757981 03CE 757802	03D1 020432		03D4 20751B	03D7 758280 03DA 758302	oadd ca	03DE 7476	03E0 95F2	03E2 F0	03E3 D276

19

PAGE

10/19/88

APPN071

MCS-51 MACRU ASSEMBLER

03EF 020432

03F2 712E

03E9 757901 03EC 757803

LOC 08J 03E5 C272 03E7 D273

1148 1149 1150	CLR GSC_IN_LSB SETB GSC_IN_MSB	iset flags to indicate that the current input buffer (for GSC) is 2C	
1152 1152 1154 1155	MOV GSC_INPUT_LOW,#LOW (BUFZC_STRT_ADDR) MOV GSC_INPUT_HIGH,#HIGH (BUFZC_STRT_ADDR) ;21) 1000 ;load starting address of buffer ;20	
1156	UMP NEW_BUF2_IN_END		
1159	BUFFERS_2_FULL:		
1160 1161 1162 1163 1165 1166 1166	CALL IRET	if the buffers are full, the pgm will be locked in the GSC service routine in an "interrupt in progress" mode. If the DMA then ifrees up a buffer, the interrupt active bit until the buffer is CGSRV/EGSRE) is serviced	
1169 1170 1171	UMP NEW_BUFFER2_IN	/continue scanning active buffers /until one is freed up	
1173 5711	GSCIN_2D_2A:		
11/4 1175 1176	JB @SC_IN_LSB, @SC_IN_ZA	if GSC_IN = 11 then next buffer ∤next buffer is 2A	
1178	GSC_IN_2D:		
1180 1181 1182	JB BUF2D_ACTIVE/BUFFERS_2_FULL	<pre>/if buffer 2D is active then the /LSC has not yet emptied it and /all the buffers must be full</pre>	
1183 11184 1185 1186	MOV DPL,#LOW (BVF2C_STRT_ADDR) - 1 MOV DPH,#HIGH (BVF2C_STRT_ADDR)	setup DPTR to point at the seginning of buffer 2C (first byte schould contain number of bytes	
1188	CLR C	; for SUBB	
1190 1192 1192 1193 1193	MDV A.#(MAX_LENGTH) - 2	, maximum packet length and the initial value for BCRL1 (2 subtracted because first 2 bytes iare the destination and source	
1196	SUBB A, BCRL1	iload acc with byte count for MOVX	
1199	MOVX @DPTR, A	istore byte count at first byte of , buffer 2C	
1202	SETB BUF2C ACTIVE	vindicate that BUF2C has data to	

03FC 758200 03FF 758303

03F6 20721E

03F4 80BA

03F9 2074F6

0408 D275

0405 95F2 0407 F0

10/19/88 PAGE 20		ibe output by the LSC and that the JSC has moved on to the next Juffer	set flags to indicate that the scurrent input buffer (for GSC) sis 2D	.R) ≠load starting address of buffer ;2D		if buffer 2A is active then the iLSC has not yet emptied it and iall the buffers must be full	isetup DPTR to point at the ibeginning of buffer 2D (first byte ishould contain number of bytes		<pre>imaximum packet length and the innitial value for BCRL1 (2 isubtracted because first 2 bytes iste the destination and source iadresses</pre>	,load acc with byte count for MOVX	istore byte count at first byte of ibuffer 2A	/indicate that BUF2D has data to the output by the LSC and that the iSSC has moved on to the next ibuffer	set flags to indicate that the scurrent input buffer (for GSC) siz ZA	R) iload starting address of buffer ;2A	270720-36
	SOURCE	ibe output b (GSC has mov ibuffer	SETB GSC_IN_LSB SETB GSC_IN_MSB is 2D	MOV GSC_INPUT_LOW,#LOW (BUFZD_STRT_ADDR) MOV GSC_INPUT_HIGH,#HIGH (BUFZD_STRT_ADDR) ;load start; ;2D	UMP NEW_BUF2_IN_END GSC_IN_2A	UB BUF2A_ACTIVE,BUFFERS_2_FULL if buffer 2 iLSC has not iall the buf	MOV DPL,#LOW (BUF2D_STRT_ADDR) - 1 //setup DPTR MOV DPH,#HIGH (BUF2D_STRT_ADDR) //setup DPTR //should cont	CLR C i for SUBB	MOV A.#(MAX_LENGTH) - 2 imaximum pac initial val subtracted are the des addresses	SUBB A, BCRL1 i Joad acc wi	MOVX @DPTR,A istore byte ibuffer 2A	sindicate th SETB BUF2D_ACTIVE sindicate th second the output b second the move	CLR GSC_IN_LSB is the set flags the current input clr GSC_IN_MSB is 2A	MOV GSC_INPUT_LOW,#LOW (BUFZA_STRT_ADDR) MOV GSC_INPUT_HIGH,#HIGH (BUFZA_STRT_ADDR) ;load startj ;2A	NEW_BUF2_IN_END:
HCS-SI MACKU ASSEMBLEK MI	LOC OBJ LINE								0421 7476 == 1 1231 == 1 1232 == 1 1233 == 1 1233 == 1 1234 == 1 1235					042C 757901 =1 1251 042F 757802 =1 1255 =1 1252 =1 1253 =1 1254 =1 1254	

Like Source Image: Source Contract Source Image: Source Contre <tr< th=""><th>MCS-51 MACRD ASSEMBLER</th><th>BLER</th><th>APPNDT 1</th><th>10/19/88 P</th><th>PAGE 21</th><th></th></tr<>	MCS-51 MACRD ASSEMBLER	BLER	APPNDT 1	10/19/88 P	PAGE 21	
RVD DARLIGEC_INPUT_ICM 104 destination address RVD DARLIGEC_INPUT_ICM 104 destination address RVD DERLINEACL 104 desti SC out address RVD DERLINE<		LINE	SDURCE			
FU FU 1044 DM byte count with packet FI 104 SECLI #MAX_LENDTH 104 byte count with packet FI 104 SECLI #MAX_LENDTH 104 byte count with packet FI 104 SEC_ACTIVE-SECOND_LSC_CHECK 104 on this improgramments in programments in pro			MOV DARLI, GSC_INPUT_LOW MOV DARHI, GSC_INPUT_HIGH	/load DMA destination address /registers with starting address /of current buffer area		
RLI_UNFERP_OUT			MOV BCRH1,#0 MOV BCRL1,#MAX_LENGTH	iload DMA byte count with packet		
NEW_JUFFERZ_OUT: Mem. start another transmission AND LSC_ACTIVE_SECOND_LSC_CHECK						
JNB LSC_ACTIVE_SECOND_LSC_CHECK do not start an enclore transmission JESC_XTIVE_SECOND_LSC_CHECK do not start a new LSC mait if one JESC_XTIVE_LSC_MIT_IN_PRORESS. do not start a new LSC mait if one JESC_XTIVE_LSC_MIT_IN_PRORESS. do not start a new LSC mait if one JESC_ACTIVE_LSC_MIT_IN_PRORESS. do not start a new LSC mait if one JESC_ACTIVE_LSC_MIT_IN_PRORESS. do not start a new LSC mait if one JESC_ACTIVE_LSC_MIT_IN_PRORESS do not start a new LSC mait if one JESC_ACTIVE_LSC_MIT_IN_PRORESS do not start a new LSC mait if one JESC_ACTIVE_LSC_MIT_IN_PRORESS do not start a new LSC mait if one JESC_ACTIVE_LSC_MIT_IN_PRORESS do not start a new LSC mait if one JESC_ACTIVE_LSC_UNT_SC do not start a new LSC mait if one JESC_ACTIVE_LSC_MIT_IN_PRORESS do not start a new LSC mait if one JESC_ACTIVE_LSC_MIT_IN_PRORESS do not start a new LSC mait if one JESC_ACTIVE_LSC_UNT_SC lift LSC_OUT_SC do not start a new test JESC_OUT_ZAN lift LSC_OUT_SC do not at tive tenn JESC_OUT_ZAN lift LSC_OUT_ZAN lift LSC_OUT_SC JESC_OUT_ZAN lift LSC_OUT_ZAN lift LSC_OUT_ZAN JESC_OUT_ZAN lift LSC_OUT_ZAN lift						
LSC_WHT_IN_PROGRES: JAP NOTHING_FOR_JEC				do not start another transmission if one is in progress (signified by LSC_ACTIVE = 1) but this should never happen		
SECOND_LEG_CHECK: JB_LEG_AGTIVE_LEG_XMIT_IN_FROGREGS:second one in case intervpt occurs during previous test is LSC_OUT_MSB.LSC_OUT_MSB = 1 then current butfer is ZC or ZD1283 1284 1285JB_LSC_OUT_MSB.LSC_OUT_MSB = 1 then current butfer is ZC or ZD1284 1285 1285JB_LSC_OUT_MSB.LSC_OUT_ZB1285 1286 1286JB_LSC_OUT_ZB1286 1286 1286JB_LSC_OUT_ZB1286 1286 1286JB_LSC_OUT_ZB1286 1286 1286JB_LSC_OUT_ZB1286 1286 				ido not start a new LSC xmit if one is currently in progress		
1283 1283UBLSC_OUT_MSB.LSC_OUT_2C_2Dif LSC_OUT_MSB = 1 then current buffer is 2C or 2D1286 1289UBLSC_OUT_LSB.LSC_OUT_2Bif LSC_OUT = 00Bthen current1289 				second one in case interrupt soccurs during previous test		
1285 1289UBLSC_OUT_289LSC_OUT_280LSC_OUT_2811290LSC_OUT_2A:				if LSC_OUT_MSB = 1 then current ;buffer is 2C or 2D		
1280 1281 1282LSC_OUT_ZA:11 ESC_OUT = 00B then the buffer 11 ESC_OUT = 00B then the buffer 				<pre>if LSC_OUT = 01B then current buffer is 2B</pre>		
1272 1273UNB BUFZA_ACTIVE.NOTHING_FOR_LSCif buffer 2A is not active then the GSC has not yet filled it isince the LSC emptied it last1274 1275SETB LSC_ACTIVEif buffer 2A is not active then isince the LSC emptied it last1274 1276SETB LSC_ACTIVEif buffer 2A is in the process of idoing a transmission1279 1279 1279MOV DFTR, #(BUFZA_STRT_ADDR) -1iload DFTR with address of byte it hat holds byte count for 2A1201 1202 1300 1301MOV X A. EDFTRiload DFTR with address of byte it hat holds byte count for 2A1302 1303 1304 1304MOV X A. EDFTRiload LSC byte count for buffer 2A1303 1304 1305MOV LSC_DUT_COUNTER. Aiload LSC byte counter with length incremented becruse the counter is first decremented before being itested (DMZ) when LSC begins to is output data				iif LSC_DUT = 00B then the buffer iis 2A		
1270SETB LSC_ACTIVEishow that LSC is in the process of1298NOV DFTR.#(BUEZA_STRT_ADDR) -1ioad DPTR with address of byte1300MOV DFTR.#(BUEZA_STRT_ADDR) -1ioad DPTR with address of byte1301MOV A.@DFTRioad UC1302MOV A.@DFTRioad LSC byte count for 2A1303MOV A.@DFTRioad LSC byte count for 2A1304MOV A.@DFTRioad LSC byte count for 2A1305MOV LSC_DUT_COUNTER.Aioad LSC byte counter with length1306NC LSC_DUT_COUNTERiof message to transmit1307INC LSC_DUT_COUNTERincremented before being1308INC LSC_DUT_COUNTERincremented before being1311incremented before beingioutput data1312ioutput dataioutput data				if buffer 2A is not active then the GSC has not yet filled it isince the LSC emptied it last		
1200MDV DFTR.#(BUF2A_STRT_ADDR) -1Joad DFTR with address of byte1301MDV X A.@DFTRi that holds byte count for 2A1302MDVX A.@DFTRi get byte count for buffer 2A1304MDV LSC_OUT_COUNTER.Ai load LSC byte counter with length1305NDV LSC_OUT_COUNTER.Ai load LSC byte counter with length1306INC LSC_OUT_COUNTERi neremented because the counter1307INC LSC_OUT_COUNTERi neremented before being1311i si first determented before beingi soutput data						
1302MDVX A.eDPTRiget byte count for buffer 2A1304MDV LSC_OUT_COUNTER, Aiload LSC byte counter with length1305MDV LSC_OUT_COUNTER, Aiload LSC byte counter with length1306increamented because the counter1307INC LSC_OUT_COUNTER1308increamented because the counter1309is first decremented before being1311ioutput data				/load DPTR with address of byte /that holds byte count for 2A		
1305MDV LSC_DUT_COUNTER, A;load LSC byte counter with length13061307;of message to transmit1307INC LSC_DUT_COUNTER;incremented becrowsether1309isfirst docramented becromenter being1310istested (DMZ) when LSC begins to1312;output data				iget byte count for buffer 2A		
130/ INC LSC_DUT_CDUNTER incremented because the counter 1309 INC LSC_DUT_CDUNTER is first decremented before being 1310 is first decremented before being 1311 is untput data in output data				iload LSC byte counter with length Jof message to transmit		
1312				/incremented because the counter /is first decremented before being /tested (DJMZ) when LSC begins to /output data		
	-	-			270720–37	

	LINE	SOURCE		
	1313 1314 1315	CLR LSC_DUT_MSB SETB LSC_DUT_LSB	;indicate next output buffer will ;be buffer 2B	
171	1317	UMP START_LSC_DUT	iroutine that starts transmission	
	1319	LSC_OUT_2B:	if LSC_DUT = 01B then the buffer	
	1322 1323 1324	UNB BUF28_ACTIVE, NOTHING_FOR_LSC	if buffer 2B is not active then the GSC has not yet filled it since the LSC emptied it last	
ี ที่ ที่ ที่	1326	SETB LSC_ACTIVE	show that LSC is in the process of idoing a transmission	
	1329	MOV DPTR,#(BUE2B_STRT_ADDR) -1	,load DPTR with address of byte ,that holds byte count for 2B	
	1332	MOVX A, EDPTR	; get byte count for buffer 2B	
	1335	MOV LSC_DUT_COUNTER, A	,load LSC byte counter with length .of message to transmit	
	1339 1339 1339	INC LSC_OUT_COUNTER	<pre>incremented because the counter iss first decremented before being isterated (DJNL2) when LSC begins to ioutput dawn</pre>	
	1342 1342 1343 1344	SETB LSC_DUT_MSB CLR LSC_DUT_LSB	/indicate next output buffer will /be buffer 2C	
	1345	UMP START_LSC_DUT	routine that starts transmission	
	1350 1350 1351 1351	JB LSC_OUT_LSB, LSC_OUT_2D	iif LSC_DUT = 118 then current ;buffer is 2D	
1111	1353	LSC_DUT_2C:	iif LSC_OUT = 108 then the buffer ;is 2C	
	1357 1358 1359	UNB BUF2C_ACTIVE, NOTHING_FOR_LSC	if buffer 2C is not active then the GSC has not yet filled it since the LSC emptied it last	
	1361 1362 1362	SETB LSC_ACTIVE	ishow that LSC is in the process of idoing a transmission	
	1364 1365	MOV DPTR,#(BUF2C_STRT_ADDR) -1	;load DPTR with address of byte ;that holds byte count for 2C	
	1367	MOVX A, EDPTR	iget byte count for buffer $2C^{\sim}$	00 002020

LOC OBJ	LINE	e source	
0482 F575	=1 1368 =1 1369 =1 1370	A MOV LSC_OUT_COUNTER, A	;load LSC byte counter with length ;of message to transmit
0484 0575	=1 1372 =1 1372 =1 1373 =1 1373 =1 1375 =1 1375	INC LSC_DUT_COUNTER	incremented because the counter is first decremented before being isstad CDM22) when LSC begins to isutput data
0486 D271 0488 D270	=1 1377 =1 1377 =1 1379	SETB LSC_OUT_MSB SETB LSC_OUT_LSB	; indicate next output buffer will ; be buffer 2D
048A 02049E		UMP START_LSC_DUT	iroutine that starts transmission
		LSC_DUT_2D:	if LSC_OUT = 11B then the buffer is 2D
04BD 307419		UNB BUF2D_ACTIVE.NOTHING_FOR_LSC	if buffer 2D is not active then the GSC has not yet filled it since the LSC emptied it last
0490 D26E		SETB LSC_ACTIVE	ishow that LSC is in the process of idoing a transmission
0492 900380		MOV DPTR.#(BUF2D_STRT_ADDR) -1	iload DPTR with address of byte ithat holds byte count for 2D
0495 EO		MOVX A, EDFTR	iget byte count for buffer 2A
0496 F575		MOV LSC_DUT_COUNTER, A	;load LSC byte counter with length ;of message to transmit
0498 0575	1001 1400 1 1401 1400 1 1403 1404	INC LSC_DUT_COUNTER	;incremented because the counter ;is first decremented before being ;tested (DNNZ) when LSC begins to ;output data
049A C271 049C C270	=1 1405 =1 1406 =1 1407 =1 1407	CLR LSC_OUT_MSB CLR LSC_OUT_LSB CLR LSC_OUT_LSB	/indicate next output buffer will /be buffer 2B
		START_LSC_DUT:	iroutine that starts transmission
049E A3		INC DPTR	; DPTR now points at the destination ; address that was received
049F A3	=1 1415 =1 1415 =1 1415	INC DETR	DPTR now points at the source address that was received
0440 43		B INC DPTR	/DFTR now points at the first data /byte received
04A1 858277 04A4 858376		MOV LSC_OUTPUT_LOW, DPL	, address for start of data for LSC

<pre>ito send set interrupt fileg to start itransmitting uhen main program is neturned to noTHING_FOR_LSC: RET RE NOTHING_FOR_LSC: RET RE NOTHING_FOR_LSC: RE NOTHING_FOR_LSC: RE NOTHING_FOR_LSC: RE RE RE RE RE RE RE RE RE RE RE RE RE</pre>
$ \begin{array}{c} = 1 & 1433 \\ 1433 \\ 1433 \\ 1433 \\ 1433 \\ 1433 \\ 1433 \\ 1433 \\ 1433 \\ 1433 \\ 1433 \\ 1433 \\ 1433 \\ 1433 \\ 1433 \\ 1433 \\ 1433 \\ 1133 \\ 1443 \\ 1133 \\ 11$

MCS-51 MACRO ASSEMBLER	SEMBLER	APPNDT1	10/19/88 PAGE 25
LOC OBJ	LINE	SOURCE	
04C4 C27C		CLR BUFIA_ACTIVE	;if GSC_OUT = 01, then last ;buffer used is 1A
04C6 C26F		CLR FIRST_GSC_DUT	iclear indicator that shows i the first QSC transmission i has not yet occurred
04C8 0204D5			
04CB 207A05			<pre>/if GSC_DUT = 11B, then last > buffer used is 1C</pre>
04CE C27D		CLEAR_ALIVE_LB: CLR BUFIE_ACTIVE	it GSC_OUT = 10, then last buffer used is 1B
04D0 0204D5		UMP END_CLEAR_ACTIVE_OUT CLEAR_ACTIVE_IC:	
04D3 C27E	=1 1501 =1 1502 =1 1503 =1 1504 =1 1504 =1 1505 =1 1505		;if OSC_OUT = 11. then last ;buffer used is 1C unless ;first transmission
04D5 712F		; ************************************	**************************************
04D7 75D400		;*************************************	K************************************
04DA DODO 04DC DOEO 04DC DOEO 04E0 DO83 04E0 D082		POP PSW POP ACC POP DPH	iSFRs that were saved
0462 32		RETI +1 \$INCLUDE (XMITER.SRC) 6SC_ERROR_XMIT: / ************************************	270720-41

-429																																								n	t	e	Ņ
																																											270720-42
	*********	iclear GO bit				•	; SFRs to save before servicing	; interrupt			; see if error caused by	; underrun	. load acintar with bacinoing	address of UR counter					isee if error caused by Mnock		; load pointer with beginning	Jadoress of NUACH Counter				: TCDT is only error left			**********		*****			******		******************************			, mask off all bits except	; current buffer indicator	if current buffer is not 1A	, check for next buffer	
SOURCE	; STOP DMA CHANNEL ;************************************	ANL DCDNO, #0FEH		PUSH DPL	PUSH DPH	PUSH ACC			UR ERROR:		UNB UR, NDACK ERRDR		MOV FRAME PUINTER, #138 COUNTER		UMP CSC FRADE YMIT FND		NDACK_ERRDR:		UNB NUACK, TCDT_ERRUR		MOV ERROR_POINTER, #NOACK_COUNTER		UMP CSC_ERRDR_XMIT_END		TCDT_ERROR:	MOV FRAME POINTER. #ICDT COUNTER		GSC_ERROR_XMIT_END:	***************************************	; LDG FAILURE	***************************************	CALL INCREMENT COUNTER		***************************************	; RE-INITIALIZE DMA	中心中心心心不不不不不不不不不不不不不不不不不不不不不不不不不不不不不不不不	MOV A, BUFFER1_CONTROL		ANL A. #UEH		CUNE A, #00, BUFFERIB_RELOAD		
LINE SOUR	1533 1534 1535	1536	1537	1538	4561			1543	1544	1545	1546	1547	1549	1550	1552	1553	1554	1555	1557	1558	1559	1541	1562	1563	1564	1566	1567	1568	1570	1571	1572	1574	1575	1576	1577	1579	1580	1581		1584	1585	1586	1001
		ï	¥1	1			77	1	=	=1	1=	- -		11	1 1	=	=1	1	H 11	H	11	1 1	ī	1	8 1	1	H.	1	"	T.	1	1 11	=	н. Н	1 1	17	1	1 1	1 1		1	11 I	1
LOC OBJ LI		04E3 5392FE		04E6 COB2	04E8 C083	U4EA CUEU	OTEN CODO				04EE 30DD05		04F1 78FF		04F3 020500				UAFA JUNEUS		04F9 78D5		04FB 020500			04FE 78DB						0500 5175					0502 E52F	0504 540F			0506 B40012		

																	270720-43
27																	
PAGE																	
10/19/88		ire-initialize source pointer ∶to BUFIA	;location that holds BUFIA ;byte count	;get byte count	re-initialize byte counter with number of butes in BUFIA		;if current buffer is not 1B ;check for next buffer	;re-initialize source pointer ;to BUF1B	ilocation that holds BUF1B byte count	iget byte count	;re-initialize byte counter ;with number of bytes in BUF1A		if current buffer is not IC icheck for next buffer	;re-initialize source pointer ;to BUF1C	;location that holds BUFIC ;byte count	;get byte count	ire-initialize byte counter ∶with number of bytes in BUFiA
APPNOT 1	SOURCE	MOV SARLO.#LOW (BUFIA_STRT_ADDR) MOV SARHO.#HIGH (BUFIA_STRT_ADDR)	MOV DPTR,#(BUF1A_STRT_ADDR) -3	MOVX A, @DPTR	MDV BCRHO, A MDV BCRHO, #0	UMP START_RETRANSMIT	CUNE A, #04H, BUFFER1C_RELDAD	MOV SARLO,#LOW (BUFIB_STRT_ADDR) MOV SARHO,#HIGH (BUFIB_STRT_ADDR)	MOV DPTR,#(BUF18_STRT_ADDR) -3	MOVX A, @DPTR	MDV BCRLO, A MDV BCRHO, #O	UMP START_RETRANSMIT BUFFERIC_RELOAD:	CUNE A, #OBH, BUFFERID_RELOAD	MOV SARLO,#LOW (BUFIC_STRT_ADDR) MOV SARHO.#HIGH (BUFIC_STRT_ADDR)	MOV DPTR,#(BUFIC_STRT_ADDR) -3	MOVX A, EDPTR	MDV BCRHO, #O MDV BCRHO, #O
LER	LINE	1588 1589 1590 1591	1592 1593	1596	1598 1598 1599	1601 1602 1603	1605 1605 1607	1608 1609 1610 1611 1612	1613 1614 1615	1616 1617	1619 1620 1621	1622 1623 1624 1625	1626 1627 1628	1629 1630 1632 1632	1634	1638	1640 1641 1642 1642
ASSEMBI										111						า	1777
MCS-51 MACRO ASSEMBLER	LOC OBJ	0509 75A203 050C 75A300	050F 70000	0512 EO	0513 F5E2 0515 75E300	0518 020554	051B B40412	051E 75A283 0521 75A300	0524 900080	0527 EO	0528 F5E2 052A 75E300	052D 020554	0530 840812	0533 75A203 0536 75A301	0539 900100	053C E0	053D F5E2 053F 75E300

-429	 																																							Π		e
						re-initialize source pointer	to BUFID	location that holds BUFID	byte count		get byte count		pre-initialize byte counter (;with number of bytes in B∪FIA			****		本本本本本本本本本本本本本本本本本本本本本本本本本本本本本本本本本本本本	clear collision counter			wait until TEN is set (TEN	will not be set if a	itransmissions CKC mas not yet iromoleted but TEN minht be	cleared before CRC completes)	iset GD bit				SFRs that were saved									sorts to save perore servicing sinterrunt		;save byte count, select next ;GSC input buffer, setup next
SOURCE	UMP START_RETRANSMIT		BUFFERIULKELUAU	MOV SARLO, #LOW (BUFID_STRT_ADDR)	MDV SARHO. #HIGH (BUFID_STRT_ADDR)			MOU DOTO #(DUE)D CIDI ADDD) -3			MOVX A. ODPIR	MOV BCRLO, A	MDV BCRHO, #0		START RETRANGMIT	1	***************************************	ENABLE TRANSMITTER AND DMA CHANNEL	***************************************	MOV TCDCNT, #0	CETD TEN	SEIB IEN	UNB TEN, \$						POP PSW	POP ACC	PUP DPH POP DPI	1	RETI		I \$INCLUDE (RECVAL.SKC) CSC VALID PFC		PUSH DPL	Hdd HSnd	PUSH ACC			CALL NEW_BUFFER2_IN
LINE	1643 1644	1643	1647	1648	1649	1650	1651	1004	1654	1655	1656	1658	1659	1660	1001	1663	1664	1665	1666	1668	1669	1471	1672	1673	1674	1676	1677 1678	1679	1680	1681	1682	1684	1685		168/ +1	1689	1690	1691	1692	1693	1695	1696 1697
	11	1		H	11	11	H I	1		"	R I		1	ī ī	īī	1	11	=1	1 1	1	. 11	តី ត	1	1		ī	[] [' - 1	=1	i	1 n	• 	=	1	1	H H	=	n .	ī		- -	11
CBO	2 020554			5 75A283	8 75A301				001001 0		E EO	F F5E2	1 75E300							4 75D400	6000 F	4070 /	9 30D9FD				C 439201		F DODO	1 DOE0	G D083		7 32				B C082	A C083	C COEO			0 71B0
10 08A	0542			0545	054			500	1	1	054E	054F	055							0554	100	1000	0559				0550		055	056	0545		0567				056	0564	056	0.06		0270

APPNDT1 10/19/88 PAGE 29	SOURCE	destination address, and setup new byte count		ORL DCOM1, #01	SETB GREN ; enable receiver			DPH	POP DPL , SFRs that were saved		sincures recerned to the comparison of the compa	GSC_ERROR_REC			ACC	PUSH PSW			**************************************	. LUG ENRUM 17PE		INC_ERROR_COUNT:	.*************************************	DE ERROR DETECTED BY HARDMARE		BECASE OTHER ERROR BITS MAY BE SET WHEN UVY IS SELV UVY MUST BE ESTED	A BEORE AE DR CR(CE AESU) UN MUSI APTELICATIUNS AN BOURT ATAI ALSU CAUSE A M MINAMENT FORDE DA FOR FORDED AND AN AI TAMENT FORDEM AV CAUSE	AN ALLEMMENT EXCOLOGING THE AND ALLEMENT EXCOLUTE TO AND ALLEMENT AND ALLEME	T D GET AN ACCURATE TALLY OF THE TYPES OF ERRORS THAT ARE OCCURRING		CUMBINALIUN UF RANCH BITS I TAVE SEEN.	UNCLUTION OF AND ALSO READT (ALIGNMENT ERROR MAY ALSO EXIST)	AE AND CRCE SET FOR ALIGNMENT ERROR (CRC WAS BAD ALSO)	; DVR, AE, CRCE AND RFNE SET FOR DVR (THOUGH CRC IS GOOD AND NO AE)		· · · · · · · · · · · · · · · · · · ·	RCABT CHECK:	UNB RCABT. DVR_CHECK ; see if error caused by RCABT	WALL FRAME ADLADT ADLANTED		CALL INCREMENT_COUNTER	JUP REC ERROR COUNT END	270730_JK	
!	LINE	1698 1699	700	701	703	704	C0/	707	708	709	Ŧ	1712	213	715	716	717	719	720	721		724			728	729	002	IE/	733	734	735	95/	738	739	740	741	242	744	745	746	748	1749	751	752	
SEMBLE		1= 1=	-								~	=1			1=																													
ACRU AS				301	Ð			5 m	Ci						0	0																						E07	ç	'n	Ω.	020544		
ĥ	LOC 08J			0572 439301	0575 D2E9			057B D083			2E 4/60			0582 C083	0584 COEO	0286 COD																						0588 30EE07	C104 0000		058D 5175	058F 020		

AP-42	9																								İ	r	ht	Ē	
																													270720-46
PAGE 30																													
10/19/88 PA		isee if error caused by DVR				see if error caused by CRCE				; only error type left			I may need to fool with current) knows what????	; say what this routine does	;set GD bit for DMA1	, enable receiver			;SFRs that were saved						;SFRs to save before servicing ; interrupt	Jump to LSC transmit service	;routine if RI is not set	, invoke LSC receiver server	
APPNOT1	SOURCE	DVR_CHECK: JNB_DVR.CRC_CHECK	MOV ERROR_POINTER, #DVR_COUNTER	CALL INCREMENT_COUNTER	UMP REC_ERROR_COUNT_END	CRC_CHECK: JNB_CRCE, AE_CHECK	MOV ERROR_POINTER, #CRCE_COUNTER	CALL INCREMENT_COUNTER	UMP REC_ERROR_COUNT_END	AE_CHECK: MOV ERROR_POINTER, #AE_COUNTER	CALL INCREMENT_COUNTER	REC_ERROR_COUNT_END:	want to do probably. sing, byte count or who	CALL NEW_BUFFER2_IN	DRL DCDN1, #01	SETB GREN	MSd dOd	POP DPH	POP DPL	RETI	\$INCLUDE (LSCSERV. SRC)		PUSH DEL	PUSH ACC	MSd HSnd	UNB RI, XMIT_LSC		CALL LSC_RECEIVE	
	LINE	1753 1754 1755	1756	1758	1760	1762	1765	1767 1767 1768	1769	1771	1774	1776	1778 1779	1781	1783	1785	1787	1789	1790 1791	1792	1795 +1	1796	1797	1799	1800	1803	1804 1805	1806 1807	
ASSEMB				. . .			1 1	1 1 1			1 1 7			111		1			11	- -	• -	- -	.	1 1		Ī	1 1	1	ı
1	LOC 08J	0592 30EF07	0595 78F9	0597 5175	0599 0205AA	059C 30EC07	059F 78E7	05A1 5175	05A3 0205AA	05A6 78ED	05AB 5175			05AA 71BO	05AC 439301	05AF D2E9	05B1 DODO	0585 D083	0587 0082	0589 32			05BA COB2	OSBE COEO	0500 0000	05C2 30980C		05C5 1205DD	

-	LINE	SDURCE	
	1808	POP PSW POP ACC	
	1810	POP DPL	;SFRs that were saved
	1812 1813	RETI	; return from interrupt
	1814	XMIT_LSC:	
	1816	CALL LSC_XMIT	invoke LSC transmit server
	1819	POP PSW	
	1821 1822	00 DPL POP DPH	;SFRs that were saved
	1823 1824	RETI	;return from interrupt
	1825 1826	LSC_RECEIVE	
	1827 1828	CLR RI	iclear receiver interrupt bit
	1830 1831 1832	INC IN_BYTE_COUNT	Aincrement RAM location that A counts the number of bytes A input from LSC
857882 =1 1 857883 =1 1 =1 1	1834 1835 1836	MOV DPH, LSC_INPUT_LOW MOV DPH, LSC_INPUT_HIGH	iget address where next byte ireceived by LSC will be stored
	1838 1838	MOV A, SBUF	iget aldest byte LSC has included the second state of the second s
	1840 1841	MOVX @DPTR,A	store byte in buffer
	1843	INC DFTR	; increment buffer address
	1845 1845 1846	MOV LSC_INPUT_LOW, DPL MOV LSC_INPUT_HIGH, DPH	store incremented address
	1848 1849 1850	CUNE A. #CR. END_LSC_RECEIVE	/initialize for next buffer // last character received / was an ASCII carriage return
	1852 1852 1854	INC IN_BYTE_COUNT	;increment RAM location that ;counts the number of bytes ;input from LSC
	1856 1856 1858	MOV A. #LINE_FEED	sinsert a line feed after the scarraige return for GSC to stransmit
	1860	MOVX @DPTR.A	istore byte in buffer
	1862	CALL NEW_BUFFER1_IN	isetup for next buffer if

LOC UBJ					
		LINE	SUURCE		
	1	1863		:linefeed received	
05FR 757F02	1	1865	MOV IN BYTE COUNT, #02	;2 needed for destination and	
	Ĩ	1866		i source address which do not	
	1	1867		increment BYTE_COUNT when	
	Ħ	1868		loaded	
	ī	1869			
	H I	1870	END_LSC_RECEIVE:		
	1	18/1			
05FE 22	1 1 1	2/81	KEI		
	i ii	1874	I CL YMIT		
	11	1875			
05FF D57508		1876	DUNZ LSC_OUT_COUNTER, LSC_OUT_NEXT	continue outputting bytes	
	11	1877		until counter reaches O	
	- 1 .	B/BI		and the section by Bear bit Base	
0002 12002A		18/9	CALLE CER_ACTIVE_UO!	, List buffer used	
	ï	1881			
0605 C26E	н II И II	1882	CLR LSC_ACTIVE	indicate that LSC is no longer itrying to xmit a packet	
	8	1884			
		1001	Lau Ami I _ENU:		
0607 C299	- 1	1887	CLR TI	clear LSC xmit interrupt bit	
	ī	1888			
0609 22	,	1889	RET		
	īī	1891	ISC DUT NEXT		
	• 	1892			
060A 857782 060D 857683		1893 1894	MOV DPL,LSC_OUTPUT_LOW MOV DPH,LSC OUTPUT HIGH	; load DPTR with address of	
	1	1895	1	inext byte to xmit	
	ii i	1896			
0010 E0	1	1897	MUVX A, EUPIK	and a set of the set o	
0611 F599	11	1899	MDV SBUF, A	; load byte into LSC xmitter	
	1	1900			
0613 A3	1	1901	INC DPTR	increment LSC input address	
14 858277	1	1902	MAV ISC OUTPUT LOW, DPL		
0617 858376	h	1904	MOV LSC_OUTPUT_HIGH, DPH	; store incremented address	
	1=	1905			
061A BOEB		1906	UMP LSC_XMIT_END	;return to main program	
			+1		
	B			to get to this point means that a	
	- -	1910		imessage has been received which is	
	=1	1911		ilonger than the maximum specified	
	1	1912		;length - MAX_LENGTH (120)	
olC COB2	=	1913	PUGH DPL		
061E COB3	=	1914	PUSH DPH		
520 COEO		1915	PUSH ACC	RED: to rave bafano remviring	
522 CODO	- 1 -	1916	PUSH PSW	JURNS TO SAVE VETOTE SELVICING	
	11	1917		Interupt	270720-48

AP-429

MCS-51 MACRD ASSEMBLER	SEMBLER		APPNOT 1	10/19/88	PAGE	CE E	
LOC 08J	LINE	Шž	SOURCE				
0624 78E1	=1 1918 =1 1919	819	MOV ERROR_POINTER, #LONG_COUNTER				
0626 5175		0.10	CALL INCREMENT COUNTER				
0628 8080	1192	100 10 10 10 10	UMP REC_ERROR_COUNT.END				
	=1 1925 =1 1926 =1 1927	256 +1 274 +1	\$INCLUDE (LSCMGT SRC) CLR_ACTIVE_DUT				
062A 207109		000	UB LSC_DUT_MSB.CLR ACT_2B_2C	if LSC OUT_MSB = 18, buffer just emptied must be 2B or 2C			
		- 65 - 65 - 65 - 65 - 65 - 65 - 65 - 65	CL.R_ACT_2A_2D				
062D 307003		7 7 7	UNB LSC_DUT_LSB.CLR_ACT_2D	if LSC_OUT = 00B, buffer just temptied is 2D			
		37	CLR_ACT_2A				
0630 C277		0 6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	CLR BUF2A_ACTIVE	/if LSC_OUT = 01B, buffer just ;emptied is 2A			
0632 22		41	RET				
		744	CLR_ACT_2D:				
0633 C274		1 -0 -	CLR BUF2D_ACTIVE	$\mu LSC_DUT = 0.0B$			
0635 22		84	RET				
			CLR_ACT_2B_2C:				
0636 207003	=1 1952 =1 1953 =1 1953	20.5	JB LSC_OUT_LSB, CLR_ACT_2C	iif LSC_OUT = 11B then buffer just empted must be 2C			
		224	CLR_ACT_2B:				
0639 C276		597	CLR BUF2B_ACTIVE	;if LSC_OUT = 10B, buffer just ;emptied must be 2B			
063B 22		59 60	RET				
		62	CLR_ACT_2C:				
063C C275	=1 1964	0,04 1,44 u	CLR BUFZC_ACTIVE	; LSC_0UT = 11B			
063E 22		1966 1967 1968	RET				
	196	69	END				270720-49

429			 																																						1		Ę	E	
	ATTRIBUTES AND REFERENCES	76#		3 3# 465		r () *		1010 11/1# 1011 11/101	574	6.0#:	16#	442	910	460		461		24/# 300 34/ 368 846 842 84/ 1744 542 543 647 863 864 902 1588 1589 1593	297 400 668 743 928	705 706 719 720 932	294 403 715 808 964	182# /JZ /JZ 184 /82 /83 1030 1041 1043 Jobat 201 404 407 420 424 004 1471	817 818 830 831	319 409	471 472		143# 111 111 1114 1240 1347 2020 4 212 1121 1200 1327 1441				1210 # 0.40 1040 101 # 0.50 1014 101 # 0.50 1014	1/1/1/1/1/1/1/1/1/1/1/1/1/1/1/1/1/1/1/	1606 1625#		283# 535	409 412 415 418 430#		10B0 1121 1124 11B0 1220	1459 1477#	1404 1408*	14701 1400 - 14000 - 14000 - 1400 - 1400 - 1400 - 1400 - 1400 - 1400 - 1		1404		
	ALUE	OODAH A	0243H A		00A5H A				OOD5H A					-	-	OOF 2H A		002FH. 4 A	ŝ		•0			002EH. 7 A		\$	0281H A 00254 5 A	,	4	O3B1H A			OSBOH A												
	TYPE V	NITME					BEDN										NUMB	NUMB 00		NUMB			BMIN		NUMB	B ADDR 00		NUMB		NUMB	ADDR		ADDR	ADDR	ADDR	ADDR		ADDR							
XREF SYMBOL TABLE LISTING	АМЕ	٥	ADDRESS_DETERMINATION	ADRO	ADR1	ADR2	ADH3		AMSKO	AMSKI		BAUD	BCRHO.	BCRH1.	BCRLO.	BCRL1.	BKOFF	BUFIA_ACTIVE	BUFIB ACTIVE	UF1B_STRT_ADDR.	UF1C_ACTIVE	BUFIC_STRI_ADDR.	JEID STRT ADDR	JE2A ACTIVE	JF2A_STRT_ADDR.	JF2B_ACTIVE	BUFZB STRT ADDR.	JE2C STRT ADDR	JF2D_ACTIVE	UF2D_STRT_ADDR.	UFFERI_CONTROL.	UFFEKI SIAKI.	JEFERIC RELOAD	JEFERID RELOAD	UFFER2 CONTROL	BUFFER2_START	BUFFERS_1_FULL	UFFERS_2_FULL	CLEAR_ACTIVE_1A	LEAR_ACTIVE_IB_IC	LEAR ALLIVE IB	CLEAR ACTIVE IN	FAR ACTIVE RUFFER		

MCS-51 MACRO ASSEMBLER APPNOT1	11	10/19/88 PACE 35	
N A M E T Y P	EVALUE	ATTRIBUTES AND REFERENCES	
CLR_ACT_2A	HOE90	1937# • • • • • • • • • • • • • • • • • • •	
	A H0200 9	14/14 14/00#	
• • •	063CH	1952.1962#	
ט	HEE90	1934 1944#	
с с	062AH	1979 1927 #	
COUNTER_CLEAR	0266H		
ני - -	H2820	000 1444 000 1000	
		1/104 1/1/104	
CRCF COUNTER D ADDR	00E7H	2324 232 1765	
•	OOFCH		
 	00D7H	75*	
	00C3H	ÚO#	
	HEGOO	55# 476 1259	
DARLO. NUMB	00C2H		
DARL1. NUMB	0002H		
DCUNO. NUMB	H2400	1004 4101 1011 401 1011 1011 1011 1011	
	Hauuu		
U	HESOO	32/54	
DMA1 SERVICE C ADDR	061CH	1909#	
		19# 673 720 785 831 916 946 982 1012 1085 1126 1185 1225 1422	
		1438 1524 1537 1682 1691 1707 1715 1789 1798 1810 1821 1835 1846	
		1894 1904 1914	
DPL. NUMB	0082H A		
		143/ 1522 1538 1683 1670 1/08 1/14 1/70 1/7/ 1811 1822 1834 1842 1827 1832 1813	
	00VEN		
	HODOO		
 	H6000	134# 512	
· · ·	0008H	1364 515	
• •	OOCDH		
	OOCBH		
	0405H		
	OSFEH		
	RO	209# 573 577 579 596 598 600 602 604 606 608 610 612 614 616 618	
		1549 1559 1566 1747 1756 1745 1772 1919	
	OOACH	95# 519	
· · · · · · · · · ·	00A9H	88	
ET1. NUMB	OOABH	+06 	
	OOABH	****	
	OOAAH	#/# 11	
• • •			
		ND+1 +0+7 10+ 0+7 +++7 HOC4 COC	
• • •		21/0 04/04 24# 42/04	
	Heado	142# 470 1703 1785	
	007DH		
GSC_ERROR_REC. C ADDR	0580H	364 1712#	
с	0500H	1552 1562 1568#	
с	04EGH	372 15304	
•	0417H	11.75 1218# 020700_54	20-61

P-4:	29																																								r		Ę	9	
																																										270720-52			
36																																													
38 PAGE																																													
10/19/88																																													
	ATTRIBUTES AND REFERENCES	1076# 1073 1119#	1069 1173# 1178#	332# 336 1073 1108 1148 1175 1207 1247	328# 332 1067 110/ 1147 1208 1248 386 440#	269# 273 472 476 1112 1153 1212 1252 1259 240# 240 471 475 111 1153 1212 1252 1259	1621 IIZI ZCII IIII C/+ 1/+	892 925#	BBY 700# 941#	957 991#	304# 308 892 920 950 957 986 1016 1459 1490	300# 304 889 919 949 985 1015 1454 243#		260# 263 469 503 692 739 804 850	360 1688#	368 1435# 37*#	#1/5		27#	#06	88# 5.5.4	171# 447	42# 447	247# 203 04/ 0// /24 /87 830 1830 1802 1860 571# 581	1725#	565# 1574 1749 1758 1767 1774 1921	1010 C/74 1441	#C11	393 513# 20#	40# 98#	761 872# 1161	91# DOM	207# 1856	146#	230# 239 1919 2404 E20 1221 1221 1221 1221 1221 1221	340# 337 IK/I IKBI IK7/ I3K0 I301 1370 I884 168# 487	775 824#	664#	#C1/109	778#	312# 316 661 702 748 775 813 859	312			
	ΓNΕ		• •	N O	n						0	m																								0					0	-			
	L V A L		03F6H	-				-			-			007CH		04AAH		0068	OOABH	16800	008BH	0014H	00A4H	18200	0288	02754	H0010	HEBOO	0250H	0018100	032EH	H8800	000AH	OODFI	OOEIH	OOFCH	HODEO	029CH		OZEAL	002FH.	002FH			
APPN011	ТҮРЕ	C ADDR C ADDR	C ADDR C ADDR	B ADDR		D ADDR					B ADDR		C ADDR			C ADDR			NUMB	NUMB	NUMB	BMUN		C ADDR		C ADDR	C AUDR	NUMB	C ADDR	BMUN	C ADDR		NUMB							C ADDR					
SEMBLER		•••	• •	· ·	· · ·	• • • •	· · ·	•	· ·	· ·	•		· ·	· ·			•	 		· · ·	•	 	· · ·	•	· ·	ER.	• •			· ·	•	•	· ·	•	•	· ·	•	• • • •	• • • •	· ·	•	• • •			
MCS-51 MACRO ASSEMBLER	NAME	GSC_IN_2B.	GSC IN 2D 2A	GSC_IN_LSB	GSC_INIT	GSC_INPUT_HIGH	GSC_DUT_1A	95C_0UT_18	35C DUT 1C	SC_OUT_1D	SSC_OUT_LSB	SSC DUT MSB.	SC REC VALID.	SSC SRC ADDR	GSC_VALID_REC.	SSC_VALID_XMIT	SSC XMIT UALID	HABEN.		IEO.	EN1	IFS_PERIOD	FS.	NC COUNT LOOP	INC_ERROR_COUNT.	NCREMENT_COUNT		NT1		IPN1	IRET	110.	FEED	NI.	LUNG CUUNIER .	SC BAUD RATE	LSC_IN_1A	SC_IN_1B.	SC TN ID IA	SC IN ID	SC_IN_LSB	SC_IN_MSB			

			270720-53
PAGE 37			819 1916
10/13/88	ATTRIBUTES AND REFERENCES 388 484# 264# 264 545 755 753 818 864 1835 1846 264# 264 545 755 755 817 863 1834 1845 265# 264 545 755 755 817 863 1834 1845 1290# 1297 1319# 1297 1319# 1354# 1354# 1356 1381 1333 1345 1377 1366 1372 1398 1401 1876 1354# 1356 1381 1333 1342 1377 1406 1929 1364 340 1884 1343 1335 1350 1378 1407 1934 1952 3368 340 1884 1313 1342 1377 1406 1929 1374 271 1305 1308 1333 1350 1378 1407 1934 1952 3368 340 1884 1313 1342 1377 1406 1929 1374 271 1287 131 1342 1377 1406 1929 1374 271 422 1894 1903 1360 1824 2778 1371 1281 1893 1903 1360 1824 1360 1824 1361 1897 1814 1361 137 128 136 1191 1132 1191 1231 1264 278 219 282 868# 110 113 2106 1254 210 757 822 868# 110 113 2109 1132 1191 1231 1264 278 270 757 822 868#	6244 770 1862 423 974 1314 423 1254 423 1254 432 1254 1544 255 2428 255 1546 1554 1546 1554 1546 1554 1548 1556 1571 1273 1322 1357 1386 14294 1277 1273 1322 1357 1386 14294 1273 1273 1322 1357 1386 14294 1274 1756 128 253 256 1756 128 1756 128 1756 124 1774 114 501 506 114 501 506 128 138 128 503 508 128 138 128 503 508 128 138 128 138 138 128 138 138 128 138 138 128 138 138 128 138 138 128 138 138 128 138 138 128 138 138 128 138 138 128 138 138 128 138 138 128 138 138 128 138 138 128 138 138 128 138 138 128 138 138 138 128 138 138 138 128 138 138 138 138 138 138 138 138 138 13	102# 14# 1440 1522 1541 1480 1693 1705 1717 1787 1800 1808 1819 1916
	> 0+		
	✓ A L 0234H 0074H 0074H 0424H 0425H 0475H 0475H 0427H 0427H 0625B 0075H 0627H 0627H 0627H 0627H 0627H 0627H 0627H 0627H 0627H 0627H 0627H 0627H 0627H 0627H 06275H 07575H 075	022764 022764 032764 040574 04664 04664 04664 04674 000758 00000768 000758 0000758 0000000000	00BCH 00D0H
APPNOT1	 ► 3000000000000000000000000000000000000		NUMB
MCS-51 MACRO ASSEMBLER	N A M E LSC_INIT LSC_INPUT_HIGH LSC_INPUT_LGH LSC_OUT_ZB LSC_OUT_ZB LSC_OUT_ZB LSC_OUT_ZB LSC_OUT_ZB LSC_OUT_SB LSC_OUT_LGH LSC_COUT_LGB LSC_OUT_LGH LSC_CUT_LGM LSC_CUT_LCM LSC_CUT_LCM LSC_CUT_LCM LSC_CUT_LCM LSC_CUT_LCM LSC_CUT_LCM LSC_CUT_LCM LSC_CUT_LCM LSC_CUT_LCM LSC_CUT_LCM LSC_CUT_LCM LSC_CUT_LCM LSC_CUT_LCM LSC_CUT_LCM LSC_CUT_LSB L	NEW BUFFERI JUN NEW BUFFERI JUN NEW BUFFERI JUN NEW BUFFERZ JUN NEW ST_LOCATION. NDACK_ETRION. NDACK	Pos Nu Nu Nu Nu Nu Nu Nu Nu Nu Nu Nu Nu Nu

P-429	i	nte
		270720-54
D 7		
1) 5 1		
88/41/01		
ATTRIBUTES AND REFERENCES	1008 1008 1008 1008 1008 1008 1008 1009 1009 1009 1009 1009 1001 1008 1009 1001 1008 1001 1000 1001 1000 1001 1000 1001 1000	151# 152 25# 1487 125# 1425 1887 23# 1425 1887 23#
ш		
v A L U V	000894 000884 000884 000884 000884 000734 00074 00074 00074 00074 00074 00074 00074 00074 00074 00074 000774 00000000	00080H 00080H 00080H 00099H 0008AH
	C ADDR ADDR ADDR ADDR ADDR ADDR ADDR ADDR	NUMB NUMB NUMB NUMB
MUS-01 MACKU ASSEMBLER	PTIO PTIO PTIO PTIO PTIO PTIO PTIO PTIO	THNF TH1 TL0

10/10/88 PAGE 30			270790_66	
	EFERENCES	24* 22* 499 490 87* 895 881* 886 58* 58* 58* 58* 519* 219* 154* 148* 1546 110* 1803 1815*		
MCG-51 MACBU ASSEMBLED ADDMUT1	TYPE VALUE	TL1. NUMB 006BH A TR0D NUMB 006BH A TR0 NUMB 008CH A TR1 NUMB 0008H A UR_ENROR NUMB 0018H A UR_ENROR ADDR 04EH A UR_ENROR NUMB 0018H A	REGISTER BANK(S) USED: O ASSEMBLY COMPLETE, NO ERRORS FOUND	

APPENDIX B TAKING CONTROL OF THE BACKOFF ALGORITHM

There is a method that allows the user to take control of the backoff process. This method will only work when normal or alternate backoff modes are selected. It will not work in DCR mode. This method works by loading TCDCNT with 80H. Then on the first collision, TCDCNT will overflow, aborting the transmission and causing a transmission error to occur. It is in the error routine where the user takes control. Some of the modifications that have been tested are:

- 1) Extending the number of retransmissions—this was accomplished by counting the number of attempted transmissions in a user implemented counter. When the number of collisions grew too big, the transmissions were aborted and an error flag set.
- 2) Extending the number of time slots available—to implement this, it was required that the time slots be simulated using one of the timers. Then by reading the PRBS multiple times and ANDing each read of the PRBS with a masking register, the number of time slots could be extended to randomly fall within any range selected by the user. Once the slot time was determined, the resulting value was multiplied by the selected time slot with the appropriate value loaded into the timer registers and the timer started. When the timer expired, the transmission was re-attempted. For very large delays, multiple timer overflows were required and a loop counter used. This also allowed time slots larger than 255 bit times to be used.

Other modifications the user may wish to implement would be to use some kind of token passing scheme when collisions occur or instead of randomly assigning slot times, assign pre-determined time slots to each station.

If the user decides to implement some kind of scheme such as these there are several factors the user must be aware of. These are:

- When TCDCNT overflows, it will still contain either 0 or 1 and these many time slots must expire before the GSC will begin transmissions again. Even if the transmitter is disabled and re-enabled the GSC still goes through the standard backoff algorithm. This means the user should program the slot time to 01 to minimize the amount of time until the GSC hardware will allow another transmission to begin.
- 2) Due to the amount of software required to implement any of these suggestions, most will not work at the same speed the internal hardware is capable of. For this reason, running at maximum baud rates with minimum IFS will probably not work.
- 3) There is no real time indication to the user that the GSC thinks it is in a backoff algorithm, if the GSC is currently receiving data, or when a collision is detected. These, and possibly other factors not apparent at the time this application note was written, must be considered whenever the user tries to modify the hardware based backoff algorithm with software.

AP-429

APPENDIX C REFERENCES

- 1. ISO (1979) Data Communication-High-Level Data Link Control Procedures-Frame Structure, ISO 3309.
- 2. ANSI/IEEE (1985) Carrier Sense Multiple Access with Collision Detection (CSMA/CD) Access Method and Physical Layer Specifications, ANSI/IEEE Std 802.3.