



**AP-429**

**APPLICATION  
NOTE**

# **Application Techniques for the 83C152 Global Serial Channel in CSMA/CD Mode**

**BOB JOHNSON**  
Embedded Control Applications Engineering

May 1989

Order Number: 270720-001

Information in this document is provided in connection with Intel products. Intel assumes no liability whatsoever, including infringement of any patent or copyright, for sale and use of Intel products except as provided in Intel's Terms and Conditions of Sale for such products.

Intel retains the right to make changes to these specifications at any time, without notice. Microcomputer Products may have minor variations to this specification known as errata.

\*Other brands and names are the property of their respective owners.

†Since publication of documents referenced in this document, registration of the Pentium, OverDrive and iCOMP trademarks has been issued to Intel Corporation.

Contact your local Intel sales office or your distributor to obtain the latest specifications before placing your product order.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature, may be obtained from:

Intel Corporation  
P.O. Box 7641  
Mt. Prospect, IL 60056-7641  
or call 1-800-879-4683

COPYRIGHT © INTEL CORPORATION, 1996

**APPLICATION  
TECHNIQUES FOR THE  
83C152 GLOBAL SERIAL  
CHANNEL IN CSMA/CD  
MODE**

<b>CONTENTS</b>	<b>PAGE</b>
<b>INTRODUCTION</b> .....	1
<b>GSC INITIALIZATION</b> .....	9
<b>INITIALIZATION (PROTOCOL DEPENDENT)</b> .....	9
Baud Rate .....	9
Preamble Length .....	10
Backoff Mode .....	10
Interframe Space .....	11
Jamming Signal .....	15
Slot Time .....	16
Addressing .....	16
<b>INITIALIZATION—PROTOCOL INDEPENDENT</b> .....	18
Clearing Collision Counter .....	18
Control of the GSC .....	19
Initializing DMA .....	19
Initializing Counters and Pointers .....	20
Enabling Receiver and Receiver Interrupts .....	20
Enabling Transmitter and Transmit Interrupts .....	21
<b>STARTING, MAINTAINING, AND ENDING TRANSMISSIONS</b> .....	22
<b>STARTING, MAINTAINING, AND ENDING RECEPCIONS</b> .....	23
<b>SUMMARY</b> .....	24
<b>SOFTWARE EXAMPLE</b> .....	A-1
<b>CONTROLLING THE BACKOFF ALGORITHM</b> .....	B-1
<b>REFERENCES</b> .....	C-1




## INTRODUCTION


The 83C152 is an 80C51BH based microcontroller with DMA capabilities and a high speed, multi-protocol, synchronous serial communication interface called the Global Serial Channel (GSC). The GSC uses packetized data frames that consist of a beginning of frame (BOF) flag, address byte(s), data byte(s), a Cyclic Redundancy Check (CRC), and an End Of Frame (EOF) flag. An example of this type of packet is shown in Figure 1. Most 80C152 users will be familiar with UARTs, another type of serial interface. Figures 1 and 2 compare the two types of frames. The UART uses start and stop bits with a data byte between as shown in Figure 2. The 83C152 retains the standard MCS®-51 UART.

The 83C152 will be referred to as the "C152" throughout this application note to refer to the device. This

application note deals with initializing and running the GSC in CSMA/CD mode only. Carrier Sense Multiple Access with Collision Detection (CSMA/CD) is a communication protocol that allows two or more stations to share a common transmission medium by sensing when the link is idle or busy (Carrier Sense). While in the process of transmission, each station monitors its own transmission to identify if and when a collision occurs. When a collision occurs, each station involved in the transmission executes a backoff algorithm and reattempts transmission (Collision Detection). This access method allows all stations an equal chance to transmit its own packet and thus is referred to as a "peer-to-peer" type protocol (Multiple Access). Even in CSMA/CD mode, the user has several variations that can be implemented. Table 1 summarizes the various CSMA/CD options available. Most of these variations will be discussed in this application note.



**Figure 1. Packetized Frame**



**Figure 2. UART Byte**

**Table 1. CSMA/CD Variations Supported by C152**

CSMA/CD Parameter	Options Supported by Hardware		
Preamble	8-Bits	32-Bits	64-Bits
Acknowledgement	Hardware	Software	
Backoff Algorithm	Normal	Alternate	Deterministic
CRC	16-Bit	32-Bit	
Address Recognition	8-Bit	16-Bit	S/W Extendable
Address Masking	8-Bit	16-Bit	
Jam Type	D.C.	$\overline{\text{CRC}}$	
GSC Servicing	CPU	DMA	
Data Source (Transmitter)	External RAM	Internal RAM	SFR
Data Destination (Receiver)	External RAM	Internal RAM	SFR
GSC Interface	Direct	Buffers	
Baud Rate	1.709 KPPBS (minimum)	2.062 MPBS (maximum)	
# Collisions Permitted	0 to 8		
# of Slots (Deterministic Only)	1 to 63		
Time Slot	1 to 256 B/Ts		
IFS	2 to 256 B/Ts		

In this application note initializing the GSC is covered first. Starting, maintaining, and ending transmissions and receptions will then be discussed. Included in these sections will be how interrupts are generated, the software needed to respond to interrupts, and restarting the process. There are four interrupts used in conjunction with the GSC. They are: Transmit Valid, Transmit Error, Receive Valid, and Receive Error. A complete software example is shown in Appendix A. Included in the software are comments describing what and why certain sections of code are needed.

Figures 3 and 4 are flow charts that show the entire process of using the C152 GSC under CPU or DMA control. Both flow charts begin with initialization which is described in the next section. Each step in the flow charts will be described. In general, the text combines CPU and DMA control of the GSC and discusses pros and cons of each.

These flow charts were created from lab experiments performed with the C152. The purpose of the lab experiments was to implement a CSMA/CD link, over which data could be passed from one station to another. As a source for data to transmit and a method to display the data received, two terminals were used. Connecting two terminals together would not normally be encountered in an actual application. However, connecting two terminals together provided a convenient configuration on which to develop the necessary software. Connecting two terminals also created a base

from which the user could implement many different designs utilizing the software provided in Appendix A.

The final experiment consisted of two parts: 1) data received by the UART to be transmitted by the GSC and 2) data received by the GSC to be transmitted by the UART. In both cases a terminal was connected to the UART on each C152 and the GSC was under DMA control. There were eight external 120 byte buffers available. Four buffers were used to store the data received by the UART and four buffers used to store the data received by the GSC.

As data is received from the UART each byte is examined, placed in an external buffer and a counter incremented. Each byte is examined to see if it equals an ASCII "carriage return" (0DH). If a match occurs, the program assumes it is the end of a line and the end of the current buffer. Once a carriage return is detected, a line feed is added and the byte count incremented. The counter is then used to load the byte count register for the appropriate DMA channel. Once a buffer is closed it's flagged as having data available for the GSC to transmit. If the next buffer was not filled with data waiting to be transmitted by the GSC, it is made available for receiving the next line. Once the GSC transmits the entire packet the buffer is flagged as empty and available for storing new data from the UART.

When a packet is received by the GSC, the data is placed in an external buffer. When the packet ends, the

number of bytes received is calculated. The current buffer is marked to indicate that the data is ready for output by the UART. The calculated byte count is used to identify how many bytes the UART should send to the terminal. When the UART sends the proper number of bytes, the buffer is made available so that the GSC may store data in it.

This has all been subjected to limited testing in the lab and verified to work with two terminals. The software has only been developed to the point that the terminals

may display each other's outgoing messages and no farther. This means that some error conditions are not resolved with the current version of the software. For instance, if two terminals transmit data at approximately the same time, both messages may be displayed, even if the received data occurs within the middle of a sentence being typed. For reasons such as this, the software and hardware presented should not be used for a production product without thorough testing in the actual application.

## CPU Only




Figure 3. GSC CPU Flow Chart




Figure 3. GSC CPU Flow Chart (Continued)




Figure 3. GSC CPU Flow Chart (Continued)




Figure 4. GSC DMA Flow Chart




Figure 4. GSC DMA Flow Chart (Continued)




Figure 4. GSC DMA Flow Chart (Continued)

## GSC INITIALIZATION

During initialization, user software sets up the hardware in the GSC so that communication may begin and institute the parameters specified by the protocol. This can further be sub-divided into two more sections. The first deals with those items which will vary according to the protocol being implemented, referred to as protocol dependent. The second section deals with those items that need to be accomplished in the same manner regardless of the protocol and are referred to as protocol independent. Table 2 shows those items of initialization which are protocol dependent. Once set up, the items in Table 2 do not have to be repeated when starting a new reception or transmission.

**Table 2. Protocol Dependent Initialization**

baud rate
preamble length
backoff mode (random or deterministic)
CRC
interframe space (IFS)
type of jamming signal used
slot time
addressing
enabling Hardware Based Acknowledge (HBA)

Table 2 introduces two new terms that previous CSMA/CD users may not be familiar with; Hardware Based Acknowledge (HBA) and Deterministic Collision Resolution (DCR). HBA is a method in which the GSC receiver hardware will acknowledge the reception of a valid frame and DCR is a collision resolution algorithm in which the user assigns a specific slot number to each station on the link. HBA will be covered in its own section, located later in this document. For a description on DCR or more information on HBA, please refer to the 83C152 Hardware Description in the 8-bit Embedded Controller Handbook (order # 270645).

Table 3 shows items which are protocol independent. All of the items in Table 3, except for determining how the GSC is controlled, will need to be repeated after each GSC operation, before a reception or transmission starts again.

**Table 3. Protocol Independent Initialization**

clearing the collision counter register
control of the GSC
initializing DMA (only if used)
initializing counters and pointers
enabling the receiver and receive interrupts
enabling the transmitter and transmit interrupts

## INITIALIZATION (PROTOCOL DEPENDENT)

This section deals with those items which are part of initialization which vary according to the protocol being implemented. These parameters will typically be dictated by rules of the protocol or hardware environment. In addition, some parameters will vary according to the software implemented by the programmer. For instance, interframe space (IFS) is one of the parameters dependent on other software developed to implement a protocol with the C152.

**BAUD RATE**—When initializing the GSC baud rate there are two major considerations. The first is that the GSC baud rate can only be programmed in multiples of 1/8 the oscillator frequency when using the internal baud rate generator as shown in the formula given below. If a 1 MBPS rate is desired, the oscillator frequency must be 16 MHz or 8 MHz. This becomes less critical when the GSC baud rate is much lower than the desired oscillator frequency.

$$\text{GSC baud rate} = \frac{F_{\text{osc}}}{(BAUD + 1) \times 8}$$

$$\text{UART baud rate} = \frac{(2^{\text{smod}})(F_{\text{osc}})}{(Mode 3) (256 - TH1) \times 384}$$

The second major consideration only matters if the UART is used. In this case, when deciding on GSC baud rate and oscillator frequency the effect on the UART baud rate must be understood. As shown in the formula above, when using a timer in mode 3, baud rates generated for the UART are in multiples of 1/384 the oscillator frequency. This means that standard UART baud rates such as 9600, 2400, 1200, etc. and common GSC baud rates such as 2 MBPS, 1 MBPS, and 640 KBPS, cannot be reached with any single oscillator frequency. This can be worked around with methods such as externally clocking the timers. Externally clocking the GSC cannot be done when CSMA/CD is selected. For instance, the maximum oscillator frequency that can be used to achieve a standard UART baud rate of 9600 is 14.7456 MHz, which works out to a maximum GSC baud rate of 1.8432 MBPS which can be further divided down by multiples of 8. The program example in Appendix A uses these values.

To select a desired baud rate, the Special Function Register BAUD is loaded with an appropriate number according to the previously given formula. For instance:

```
MOV BAUD,#0      ;selects a baud rate
                  ;of 1/8 the oscillator
                  ;frequency
```

or:

```
MOV BAUD,#1      ;selects a baud rate
                  ;of 1/16 the oscillator
                  ;frequency
```

at the other extreme:

```
MOV BAUD,#0FFH  ;selects a baud rate
                  ;of 1/2048 the
                  ;oscillator frequency
                  ;(7.2K @ 14.7456 MHz)
```

**PREAMBLE LENGTH**—A preamble serves four functions in CSMA/CD mode: to provide synchronization for the following frame, to contain the Beginning Of Frame flag (BOF), to let other stations on the link know that the link is being used, and to provide a window where collisions may occur and automatically re-attempt transmission (backoff). Figure 5 shows what an eight-bit preamble would look like.

The C152 receiver will synchronize to the first transition and resynchronize on every following transition. For this reason a minimum preamble length can be used. On the C152 the minimum preamble length is 8-bits. However, due to network topography, other devices used, or the protocol being implemented, a larger number of transitions may be required. In these cases the C152 can be programmed for either a 32- or 64-bit preamble.

To select an 8-bit preamble:

GMOD = XXXXX01X

To select a 32-bit preamble:

GMOD = XXXXX10X

To select a 64-bit preamble:

GMOD = XXXXX11X

**BACKOFF MODE**—The C152 has three types of backoff modes: Normal Backoff, Alternate Backoff, and Deterministic Backoff. Normal backoff and alternate backoff are very similar and the only difference between them is when the slot timer begins counting time slots.

In normal backoff each station randomly chooses a slot based on the number of collisions that have previously occurred. After the idle (EOF) is detected, the interframe space timer and slot time timer begin at the same time. Since all devices are prevented from beginning a transmission during the interframe space, that amount of time is taken away from a device which has chosen slot 0. When a slot time is significantly larger than the interframe space, this should pose no problem as slot 0 will still provide a window for the device to begin transmission. There is a problem when the interframe space is larger than the slot time. In this case, if a device chooses slot 0, it will not be allowed to transmit because the interframe space has not yet expired. This decreases efficiency of the backoff algorithm and reduces bandwidth. Normal backoff should be used when the slot time is greater than the interframe space period.

In alternate backoff, after the idle is detected, only the interframe space timer begins. When the interframe space timer expires, the slot time timer begins. This results in extending the total amount of time spent in the backoff algorithm but preserves the entire amount of time for each slot that may be selected. Alternate backoff is recommended when the slot time is less than or equal to the interframe space period.

The deterministic backoff mode is a new resolution mode introduced by the C152. Deterministic backoff utilizes peer-to-peer communication while in normal transmission mode, and a prioritized or a deterministic algorithm while performing the resolution. Deterministic backoff operates by following standard CSMA rules when attempting to transmit a packet for the first time. However, if a collision is detected each station is




Figure 5. 8-Bit Preamble (also HBA Waveform)

restricted to only transmit during its assigned slot. The slot number is assigned by the user and up to 63 slots are available. A more detailed description on deterministic backoff is in the 80C152 Hardware Description chapter in the 8-bit Embedded Controller Handbook. Deterministic backoff is recommended if there are 64 stations or less in a network and the user wishes to remove the uncertainty that arises when using one of the other two random resolution methods already described. Another reason for using deterministic resolution is if a user wishes to assign a priority to one station's messages over that of another station's during the collision resolution period. The user should be aware that most CSMA/CD protocols that already have standards associated with them preclude the use of deterministic backoff.

To select normal backoff:

**GMOD** = X00XXXXX  
**MYSLOT** = X0XXXXXX

To select alternate backoff:

**GMOD** = X11XXXXX  
**MYSLOT** = X0XXXXXX

To select deterministic backoff:

**GMOD** = X11XXXXX  
**MYSLOT** = X1XXXXXX

**CRC**—The C152 offers a choice of two types of CRC. One type of CRC is CRC-CCITT (16-bit) used in HDLC (Reference 1). The second CRC available is named AUTODIN-II (32-bit) which is used in 802.3 (Reference 2). The following formulas give the CRC generating polynomial of each.

$$\text{CRC-CCITT} = X^{16} + X^{12} + X^5 + 1$$

$$\begin{aligned}\text{AUTODIN-II} = & X^{32} + X^{26} + X^{23} + \\& X^{22} + X^{16} + X^{12} + \\& X^{11} + X^{10} + X^8 + \\& X^7 + X^5 + X^4 + \\& X^2 + X + 1\end{aligned}$$

The selection of which CRC to use is normally dictated by the protocol being implemented. When selecting a CRC, the user should remember that the CRC length also determines the jam time, which in turn will affect the slot time.

To select the 16-bit CRC:

**GMOD** = XXXX0XXX

To select the 32-bit CRC:

**GMOD** = XXXX1XXX

**INTERFRAME SPACE**—The interframe space provides a period of time for the receiver and physical medium to fully recover from a previous reception and be prepared to accept a new message. To fulfill these requirements the value programmed into IFS should be greater than or equal to the "turn around" time plus round trip propagation time. "Turn around" time is the amount of time it takes for a receiver to be re-enabled after having just received a previous packet. Calculating worst case turn around time is very complicated when the GSC is under CPU control. This is because the Receive Done bit (RDN), which signifies the end of a received packet, does not generate an interrupt. The user is required to periodically poll Receive Done to ascertain when incoming packets are complete. Since the polling sequence is sometimes altered by interrupts, these delays must also be taken into account when deciding what interframe space will be used. As an alternative, the user could choose to set-up a timer that will periodically poll the receive done bit and give a more reliable idea of what the turn around time will be. This will require that the timer interrupt be assigned a higher priority than any of the other interrupts. Since the RDN bit will be set approximately two bit times after the last CRC bit is received, in some situations it is possible to add a delay to a receive valid interrupt and check Receive Done just prior to leaving the routine. As a last resort a user could ignore the maximum response time and instead pick a number that works most of the time. The only negative result of doing this is that some frames may be missed. If acknowledgements are used, that frame would be retransmitted. However, if acknowledgements are not used, the data would be lost forever.

The programming quantum for interframe space is in bit times where a bit time is equal to 1/baud rate. The only hardware restrictions the C152 places on interframe space is that the number programmed must be even and the maximum value is 256 bit times. Other than that, the user can decide what interframe space value will be used. The interframe space should be the same for all stations on any given network.

To program the interframe space:

**IFS** = nnnnnnn0

where nnnnnnn0 = number of bit times programmed by the user.

The following two examples show the actual code the C152 will execute in response to a receive interrupt. Only those portions of the code associated with servicing the interrupt are shown. Added to this software, on the left edge, is the number of machine cycles it takes to execute each instruction. With this extra information the required interframe space can be calculated by totaling the number of machine cycles.



The first example gives the flow used for a valid GSC reception and the other example shows the steps taken to service an invalid reception. These examples were created by first implementing a working prototype. Once completed, the software used to service the appropriate interrupt was pulled out, selecting the worst case (longest) flow. Finally, each step was sequentially pieced together to demonstrate how the application services an interrupt. These software fragments are taken from the program in Appendix A.

The total number of machine cycles it takes to service a valid reception (59 cycles) or an invalid reception (115 cycles) is also given. As shown, an invalid reception takes the longest amount of time to service. To 115 cycles we add maximum interrupt latency, which is 9 machine cycles. The total comes out to be 124 machine cycles. It should be mentioned that the typical interrupt latency in the C152 would be about 5 machine cycles.

A 9 machine cycle latency can only occur if the interrupt happens during an access to an interrupt register followed by a multiply or divide instruction and assumes that the receive error interrupt is the only high priority interrupt.

A bit time works out to be 8 oscillator periods (BAUD = 0) in this example. To calculate the number to load into IFS the following formula is used. "12" comes about from the 12 oscillator periods that make up a machine cycle.

$$\text{IFS} = \frac{12 \times (\# \text{ of machine cycles to service the interrupt})}{(\# \text{ of oscillator periods per bit time})}$$

This works out to be:

$$(12 \times 124)/8 = 186$$

This number should have a guardband added in case minor changes must be made in the routines. Since the only other enabled interrupt is the UART, a small guardband of 10 was used. The interframe space chosen is 196.

```
(# of
machine    LOC   OBJ     LINE  SOURCE
cycles      002B      358  ORG 2BH
              359  GSC_REC_VALID:
(2)        002B  020568  360  JMP GSC_VALID_REC
              361
              1680 GSC_VALID_REC:
(2)        0568  C082   1682  PUSH DPL
(2)        056A  C083   1683  PUSH DPH
(2)        056C  COEO   1684  PUSH ACC
(2)        056E  COD0   1685  PUSH PSW
(2)        0570  71B0   1688  CALL NEW_BUFFER2_IN
              1689
              1031 NEW_BUFFER2_IN:
(2)        03B0  207343  1064  JB GSC_IN_MSB,GSC_IN_2
              1067
              1168 GSC_IN_2D_2A:
(2)        03F6  20721E  1170  JB GSC_IN_LSB,GSC_IN_2
              1172
              1173 GSC_IN_2D:
(2)        03F9  2074F6  1175  JB BUF2D_ACTIVE,BUFFER
(2)        03FC  758200  1179  MOV DPL,#LOW (BUF2C_ST
(2)        03FF  758303  1180  MOV DPH,#HIGH (BUF2C_S
(1)        0402  C3      1184  CLR C
(1)        0403  7476   1186  MOV A,#(MAX_LENGTH) -
(1)        0405  95F2   1192  SUBB A,BCRL1
(2)        0407  F0      1194  MOVX @DPTR,A
(1)        0408  D275   1197  SETB BUF2C_ACTIVE
(1)        040A  D272   1202  SETB GSC_IN_LSB
(1)        040C  D273   1203  SETB GSC_IN_MSB
(2)        040E  757981  1206  MOV GSC_INPUT_LOW,#LOW
(2)        0411  757803  1207  MOV GSC_INPUT_HIGH,#HI
(2)        0414  020432  1211  JMP NEW_BUF2_IN_END
              1212
              1251 NEW_BUF2_IN_END:
(2)        0432  8579D2  1253  MOV DARL1,GSC_INPUT_LO
(2)        0435  8578D3  1254  MOV DARH1,GSC_INPUT_HI
(2)        0438  75F300  1258  MOV BCRH1,#0
(2)        043B  75F278  1259  MOV BCRL1,#MAX_LENGTH
(2)        043E  22      1261  RET
              1263
(1)        0572  439301  1693  ORL DCON1,#01
(2)        0575  D2E9    1695  SETB GREN
(2)        0577  D0D0    1697  POP PSW
(2)        0579  D0E0    1698  POP ACC
(2)        057B  D083    1699  POP DPH
(2)        057D  D082    1700  POP DPL
(2)        057F  32      1702  RETI
```

59 TOTAL CYCLES

Example 1. GSC Receive Valid Service Routine

(# of machine cycles	LOC	OBJ	LINE	SOURCE
	0033		362	ORG 33H
			363	GSC_REC_ERROR:
(2)	0033	020580	364	JMP GSC_ERROR_REC
			365	
			1703	GSC_ERROR_REC:
(2)	0580	C082	1705	PUSH DPL
(2)	0582	C083	1706	PUSH DPH
(2)	0584	C0E0	1707	PUSH ACC
(2)	0586	C0D0	1708	PUSH PSW
			1735	RCABT_CHECK:
(2)	0588	30EE07	1736	JNB RCABT,OVR_CHECK
			1737	
			1744	OVR_CHECK:
(2)	0592	30EF07	1745	JNB OVR,CRC_CHECK
			1746	
			1753	CRC_CHECK:
(2)	059C	30EC07	1754	JNB CRCE,AE_CHECK
(2)	059F	78E7	1756	MOV ERROR_POINTER,#CRC
(2)	05A1	5175	1758	CALL INCREMENT_COUNTER
			1759	
			560	INCREMENT_COUNTER:
(1)	0275	D3	562	SETB C
(1)	0276	7F06	564	MOV R7,#6
			565	
			566	INC_COUNT_LOOP:
(1*6)	0278	E6	568	MOV A,@ERROR_POINTER
(1*6)	0279	3400	570	ADD A,#0
(1*6)	027B	F6	572	MOV @ERROR_POINTER,A
(1*6)	027C	18	574	DEC ERROR_POINTER
(2*6)	027D	DFF9	576	DJNZ R7,INC_COUNT_LOOP
(2)	027F	4001	578	JC COUNTER_OVERFLOW
			588	
			589	COUNTER_OVERFLOW:
(2)	0282	22	591	RET
(2)	0281	22	592	
			587	RET
			588	
(2)	05A3	0205AA	1760	JMP REC_ERROR_COUNT_END
			1761	
			1767	REC_ERROR_COUNT_END:
(2)	05AA	71B0	1772	CALL NEW_BUFFER2_IN
			1773	
			1031	NEW_BUFFER2_IN:
			1063	
(2)	03B0	207343	1064	JB GSC_IN_MSB,GSC_IN_2
			1168	GSC_IN_2D_2A:
(2)	03F6	20721E	1170	JB GSC_IN_LSB,GSC_IN_2
			1171	

Example 2. GSC Receive Error Service Routine

```
(# of
machine LOC OBJ LINE SOURCE
cycles      1172 ORG 33H
              1173 GSC_IN_2D:
(2)    03F9 2074F6 1175 JB BUF2D_ACTIVE,BUFFER
(2)    03FC 758200 1179 MOV DPL,#LOW (BUF2C_ST
(2)    03FF 758303 1180 MOV DPH,#HIGH (BUF2C_S
(1)    0402 C3 1184 CLR C
(1)    0403 7476 1186 MOV A,#(MAX_LENGTH) -
(1)    0405 95F2 1192 SUBB A,BCRL1
(2)    0407 F0 1194 MOVX @DPTR,A
(1)    0408 D275 1197 SETB BUF2C_ACTIVE
(1)    040A D272 1202 SETB GSC_IN_LSB
(1)    040C D273 1203 SETB GSC_IN_MSB
(2)    040E 757981 1206 MOV GSC_INPUT_LOW,#LOW
(2)    0411 757803 1207 MOV GSC_INPUT_HIGH,#HI
(2)    0414 020432 1211 JMP NEW_BUF2_IN_END
              1212
              1251 NEW_BUF2_IN_END:
(2)    0432 8579D2 1253 MOV DARL1,GSC_INPUT_LO
(2)    0435 8578D3 1254 MOV DARH1,GSC_INPUT_HI
(2)    0438 75F300 1258 MOV BCRH1,#0
(2)    043B 75F278 1259 MOV BCRL1,#MAX_LENGTH
(2)    043E 22 1261 RET
              1262
(2)    05AC 439301 1774 ORL DCON1,#01
(1)    05AF D2E9 1776 SETB GREN
(2)    05B1 D0D0 1778 POP PSW
(2)    05B3 D0E0 1779 POP ACC
(2)    05B5 D083 1780 POP DPH
(2)    05B7 D082 1781 POP DPL
(2)    05B9 32 1783 RETI
```

115 TOTAL Cycles

#### Example 2. GSC Receive Error Service Routine (Continued)

**JAMMING SIGNAL**—The purpose of a jam is to insure all stations on a link detect that a collision has occurred and reject that frame. To meet this need, the C152 offers two types of jamming signals. One type of jam is the D.C. jam (Figure 6) and another type is called the CRC (Figure 7) jam. A jam is forced by the TxD pin after a collision is detected but after the preamble ends if the preamble is not yet complete. The D.C. jam forces a constant logic “0” for a period of time equal to the CRC length. The CRC jam takes the CRC calculated up to the point when a collision occurs, complements the CRC, and transmits that pattern. The CRC jam should be used when A.C. coupling is used in

a network. A.C. coupling normally implies that pulse transformers or capacitors are used to connect to the serial link. In these types of circuit interfaces, the D.C. jam may not be passed through reliably. One drawback of the CRC jam is that it does not always guarantee that all stations on a link will detect the jamming signal as there are no Manchester code violations inherent in the waveform. The D.C. jam is recommended whenever it can be used since this type of jam will always be detected by forcing Manchester code violations. Some protocols specify a specific type of jam signal that should be used and the user will have to decide if the C152 can fulfill those requirements.




Figure 6. D.C. Jam




Figure 7. CRC Jam

To select D.C. jam:  
 $\text{MYSLOT} = 1XXXXXXX$

To select CRC jam:  
 $\text{MYSLOT} = 0XXXXXXX$

**SLOT TIME**—In CSMA/CD networks a slot time should be equal to or larger than the sum of round trip propagation time plus maximum jam time. The slot time is used in the backoff algorithm as a rescheduling quantum. The slot time is programmed in bit times and in the C152 can vary from 1 to 256.

To program the slot time:  
 $\text{SLOTTM} = \text{nnnnnnn}$

**ADDRESSING**—When discussing the subject of addressing with respect to the C152, the subject should be broken down into three major topics. These topics are: address length, assignment of addresses, and address masking.

**Address Length**—The C152 gives a user a choice of either 8 or 16 bits of address recognition. To select 8-bit addressing the user must set the AL bit in GMOD to 0. Setting AL to 1 selects 16-bit addressing. Address recognition can be extended with software by examining subsequent bytes for a match. The only part of the GSC hardware that utilizes address length is the receiver. The receiver uses address length to determine when an incoming packet matches a user assigned address. Since transmission of addresses is done under software control, the transmitter does not use the address length bit. All bits following BOF are loaded into RFIFO, including address. The transmit circuitry is involved with addressing only if HBA is used. In this case, when HBA is selected, the transmitter must know whether or not the sending address was even or odd. Even addresses require an acknowledgement back and odd addresses do not.

When transmitting, the user must insert a destination address in the frame to be transmitted. This is done by loading the appropriate address as the first byte or two bytes of data. If a source (sending) address is also to be sent, the user must place that address into the proper position within a packet according to the protocol being implemented.

To select 8-bit addresses:  
 $\text{GMOD} = \text{XXX0XXXX}$

To select 16-bit addresses:  
 $\text{GMOD} = \text{XXX1XXXX}$

**Address Assignment**—When assigning an address to a station, there are several factors to consider. To begin with, there are four 8-bit address registers in the C152: ADR0, ADR1, ADR2, and ADR3. These registers are initialized to 00 after a valid reset. For this reason it is recommended that no assigned addresses should equal 0. Also, since there are four address registers, a user has a minimum of two addresses which can be assigned to each station when using 16-bit addressing or four addresses when using 8-bit addressing. Those registers not used do not need to be initialized. When using 16-bit addresses ADR1:ADR0 form one 16-bit address and ADR3:ADR2 form a second address. The C152 will always recognize an address consisting of all 1s, which is considered a “broadcast” address. An address consisting of all 1s should not be assigned to any individual station.

There are many methods used to assign addresses. Some suggestions are: reading of a switch, addresses contained in actual program code, assignment by another node, or negotiated with the system. As mentioned earlier, if HBA is being used then the LSB of the address must be 0 when acknowledgements are expect-

ed. Since more than one address can be assigned per station it is possible to use or not use HBA within the same station. This would work by assigning one address that would be even for when acknowledgements are required and another assigned address would be odd for those occasions when acknowledgements are not needed.

To assign an 8-bit address:  
 $ADR0 = \text{nnnnnnnn}$

and optionally:

$ADR1 = \text{xxxxxxxx}$   
 $ADR2 = \text{yyyyyyyy}$   
 $ADR3 = \text{zzzzzzzz}$

To assign a 16-bit address:

$ADR0 = \text{nnnnnnnn}$  (lower byte)  
 $ADR1 = \text{xxxxxxxx}$  (upper byte)

and optionally:

$ADR2 = \text{yyyyyyyy}$  (lower byte)  
 $ADR3 = \text{zzzzzzzz}$  (upper byte)

where xxxxxxxx, yyyyyyyy, zzzzzzzz are addresses to be assigned.

In this example there are 5 nodes (A, B, C, D, and E) with up to 4 common peripherals. The peripherals are: terminals, keyboards, printers, and modems. Assuming 8-bit addressing, a specific address bit is as-

signed to each peripheral: bit 1 to terminals, bit 2 to keyboards, bit 3 to printers, and bit 4 to modems. Figure 8 shows how this addressing is mapped.

ADDRESS							
BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
N.U.	N.U.	N.U.	MODEM		KEYBOARD		GROUP ADDR
				PRINTER		TERMINAL	
N.U. = NOT USED							

**Figure 8. Group Addressing Map**

Bit 0 is used to differentiate between group addresses and individual addresses. If bit 0 = 1, then the address is a group address, if bit 0 = 0, then the address is an individual address. This also complies with the HBA requirements if HBA is enabled. Table 4 defines which stations have which peripherals.

The next step is to assign each station's address and address mask. These are determined by the attached peripherals. A 1 is placed in the address register bit and address mask register bit if that station has an appropriate device. A 1 in the address register is not used since it is masked out, but will make it easier for a person not familiar with this specific software to follow the program.

**Table 4. Peripheral Assignment for Example 3**

Station A:	Terminal, Keyboard
Station B:	Printer, Modem
Station C:	Terminal
Station D:	Printer
Station E:	Terminal, Keyboard, Printer, Modem

BIT	Address								Address Mask							
	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
A:	0	0	0	0	0	1	1	1	0	0	0	0	0	1	1	0
B:	0	0	0	1	1	0	0	1	0	0	0	1	1	0	0	0
C:	0	0	0	0	0	0	1	1	0	0	0	0	0	0	1	0
D:	0	0	0	0	1	0	0	1	0	0	0	0	1	0	0	0
E:	0	0	0	1	1	1	1	1	0	0	0	1	1	1	1	0

**EXAMPLE 3**

**Address Masking**—The C152 has two 8-bit address mask registers named AMSK0 and AMSK1. Bits in AMSK0 correspond to bits in ADR0 and bits in AMSK1 correspond to bits in ADR1. Placing a 1 into any bit position in AMSKn causes the corresponding bit in ADRn to be disregarded when searching for an address match.

To implement address masking:

AMSK0 = nnnnnnnn

and optionally:

AMSK1 = nnnnnnnn

where n = 1 for a “don’t care address bit”  
or n = 0 for a “do care address bit”

There are two main uses for the address masking capabilities of the C152. The first and simplest use is to mask off all address bits. In this mode the C152 will receive all messages. This type of reception is called “promiscuous” mode. The promiscuous mode could be used where all traffic would be monitored by a supervisory node to determine traffic patterns or to classify what information is being transferred between which nodes.

A second use of masking registers is to group various nodes together. Typically, stations are grouped together which have something in common, such as functions or location. Another term used when discussing group addresses is “multi-cast” addressing. Example #3 demonstrates how multi-cast addressing might be used.

Finally, to communicate with any station that has a printer, the address 00001001 would be sent and stations B, D, and E would receive the data. There are some limitations to using this type of scheme. Some of the more obvious are: the number of groupings is limited to the number of address bits minus 1, and it is not possible to address those stations that have a combination of attached peripherals, e.g., those stations with keyboards AND terminals. These problems can be solved using more elaborate addressing schemes.

**HBA**—Hardware Based Acknowledge (HBA) is a hardware implemented acknowledgment mechanism. The acknowledgement consists of a standalone preamble. An example of a preamble is shown in Figure 5. An acknowledgment will be returned by the receiver if:

- no hardware detectable errors are found in the frame
- the address is an individual address (LSB = 0)
- the transmitter is enabled (TEN = 1)
- HBA is set

An originating transmitter will expect and accept the acknowledgment if:

- HBA is set
- the receiver is enabled (GREN = 1)
- the address sent out was an individual address (LSB = 0)

If a partial or corrupted preamble is received or the preamble is not completed within the interframe space, the NOACK bit is set by the station that originally initiated transmission. HBA is a user selectable option which must be enabled after a reset.

The HBA method informs the original transmitter that a packet was received with no detected errors which saves the overhead and time that would normally be required to send a software generated acknowledgment for a valid reception. Some functions that other acknowledgment schemes implement yet are not encompassed when using HBA with a C152 is to identify packets which are out of sequence or frames which are of a wrong type.

To enable HBA:

RSTAT = XXXXXXX1

#### INITIALIZATION—PROTOCOL INDEPENDENT

Discussion so far has centered on those elements of initialization which will vary according to the protocol being implemented. As such, the protocol in many cases will dictate what values to use for initialization. In addition, there are some parameters set during initialization that will remain the same regardless of which protocol is being implemented. There are also some parameters which may vary for reasons other than which protocol is being used. These parameters are grouped together to form the protocol independent initialization functions. The following sections cover these elements of initialization. The discussion of initialization parameters is complete when the text covering “Starting, Maintaining, and Ending Transmissions” begins.

**CLEARING COLLISION COUNTER**—A transmission collision detect counter (TCDCNT) keeps track of the number of collisions that have occurred. It does this by shifting a 1 into the LSB for each collision that occurs during transmission of the preamble. When TCDCNT overflows, the C152 stops transmitting and sets TCDT. Setting TCDT signals that too many collisions have occurred and can cause an interrupt. TCDT also is set if a collision occurs after the GSC has accessed TFIFO. During normal transmission, TCDCNT can be read by user software to determine the number of collisions, if any, that have occurred. Before starting the second and subsequent transmissions, it is possible that TCDCNT already has bits shifted in from a previous transmission. This would cause TCDCNT to over-

flow prematurely. In order to preserve the full bandwidth of 8 retransmissions, TCDCNT must be cleared prior to beginning any new transmission.

To clear the collision counter:

TCDCNT = 0

**CONTROL OF THE GSC**—“Control of the GSC” specifies how bytes are loaded into the transmitter (TFIFO) and unloaded from the receiver (RFIFO). A user has the choice of moving data to or from the GSC under control of either user software or the DMA channels.

**CPU Control**—CPU control is the simplest method of servicing the GSC and allows the most control. The major drawback to CPU control is that a significant amount of time is spent moving data from the source to the destination, incrementing pointers and counters, checking flags, and determining when the end of data occurs. In addition, how the GSC interrupts function differs from when the GSC is under CPU control than when the GSC is under DMA control. Under CPU control, valid GSC interrupts occur when either RFNE (Receive Fifo Not Empty) or TFNF (Transmit Fifo Not Full) are set. The transmit error and most of the receive error interrupts still function the same regardless of which type of control is used on the GSC. The only difference in how receive error interrupts operate is that the UR (UnderRun) bit for the receiver is operational when the GSC is under DMA control. UR is disabled when under CPU control.

**DMA Control**—DMA control relieves the CPU of much of the overhead associated with serving the GSC and allows faster baud rates. However, the reader must realize that more details about a “yet to be transmitted packet” must be known to properly initialize the DMA channels prior to starting a transmission. In some situations, especially at high baud rates, the user must take into account DMA cycles that occur asynchronously and without any user control or knowledge. This could possibly disrupt other time critical tasks the C152 is performing. There may be no indication to a user that other ongoing tasks are being interrupted by DMA cycles taking over the bus and momentarily stopping CPU action.

When the DMA is used to service the GSC, the DMA channels will also need to be initialized and the GSC interrupts configured to operate in DMA mode. The main advantages of using DMA control is time saved and interrupts occur only when there is an error or when the GSC operation (receive or transmit) is done. This removes the necessity of continuously polling RDN and TDN bits to determine when a GSC operation is complete.

One of the most important facts to remember when deciding how to service the GSC is that unless the GSC baud rate is relatively low compared to the CPU oscillator frequency, the only method that can keep up with the receiver or transmitter is DMA control. As a rule of thumb, if a user is willing to use 100% of available bandwidth of the C152 and no other interrupts are enabled besides the GSC, the maximum baud rate works out to be approximately 4.5% of the oscillator frequency. This is based on a 9 instruction cycle interrupt latency, moving a byte of data, return from interrupt and executing one more instruction before the next GSC byte is transmitted or received. At an oscillator frequency of 16 MHz, this works out to 720K bits per second. There are many steps a user could take to increase the baud rate when the GSC is under CPU control as this scenario is only a simple situation using worst case assumptions. Taking into account the amount of time available for the CPU to service the GSC as more tasks are required by the service routines or the CPU would further lower the maximum baud rate. For instance, if a user intended that GSC support only took 10% of available CPU time, this would reduce the effective baud rate by a factor of ten, making the maximum bit rate 72K. This 10% figure is an average over the period it takes to complete a frame. Situations might arise such that spurious GSC demand cycles would require much more than 10% of available time for short intervals.

**INITIALIZING DMA**—Since CSMA/CD is selected, it is by definition half-duplex. In half-duplex mode, only one DMA channel is needed to service both transmitter and receiver. However, it is simpler and easier to explain if both DMA channels are used. The following text is written under an assumption that both DMA channels will be used to service the GSC. Regardless of whether the DMA channel is servicing the receiver or transmitter, the DMA DONE interrupt generally should not be enabled. Also, the DMA bit in TSTAT must always be set. The GSC valid transmit and valid receive interrupts occur when RDN or TDN is set. This also eliminates a need to poll RDN or TDN to determine when a reception or transmission has ended, as is necessary when the GSC is under CPU control.

The DMA channel servicing the transmitter must have:

Destination Address = TFIFO (085H)  
Increment Destination Address (IDA) = 0  
Destination Address Space (DAS) = 1  
Demand Mode (DM) = 1  
Transfer Mode (TM) = 0

The source of data can be SFR space, internal RAM or external RAM. The byte count must be equal to the number of bytes to be transmitted, as this determines when a packet ends. TEN should be set before the DMA GO bit. It takes one bit time after TEN is set before the transmitter is enabled. The transmit valid

interrupt should be enabled after TEN is set. Since CSMA/CD is half duplex, it doesn't matter which DMA channel services the receiver or transmitter, as only one DMA channel will be active at any time.

The DMA channel servicing the receiver must have:

Source Address = RFIFO (0F4H)  
ISA = 0  
SAS = 1  
DM = 1  
TM = 0

The destination for data can be SFR space, internal RAM or external RAM. The byte count must be equal to or greater than the number of bytes to be received. Setting the byte count to 0FFFFH (64K) is one way of covering all packet lengths. GREN should be set after the DMA GO bit. The receive valid interrupt should be enabled after GREN is set. It takes one bit time after GREN is set before the receiver is enabled and for the error bits and RDN to be cleared. Before GREN is set, the user software should ensure that the RFIFO is cleared. Setting GREN does not clear the receive FIFO as stated in the hardware description.

**INITIALIZING COUNTERS AND POINTERS:** Whether using DMA or CPU control, pointers will be required to load the correct bytes for the transmitter and to store received bytes in their proper location. Counters are required when the GSC is under DMA control in order to keep the DMA channel active during the reception of an entire frame and to identify when a transmitted frame is to be ended. Counters are optional if the CPU is used to service the GSC, although its usefulness might be questioned.

When the GSC is under DMA control, the data pointers used are destination address registers (DARLn and DARHn) for the DMA channel responsible for the receiver and source address registers (SARLn and SARHn) for the DMA channel servicing the transmitter. The counters used are byte count registers (BCRLn and BCRHn) for the appropriate DMA channel.

The byte count for the transmitting DMA channel must be known and loaded prior to beginning actual transmission. Transmission begins when TEN and GO are set. The reason the byte count must be known prior to transmission is that when the counter reaches 0, the DMA stops loading data into TFIFO, and once TFIFO is emptied the GSC assumes a transmitted packet is complete. For the receiver the byte count can be set to the frame length if known prior to starting reception or the byte count can be set to a maximum frame packet length that will ever be received. Another alternative is to set the byte count equal to 0FFFFH. This option may be chosen if the length of received packets are totally unknown. If 0FFFFH is used, the user must make sure that there is some method to accommodate this many bytes. If maximum buffer size is a limiting factor, then that would be used.

When the GSC is under CPU control, internal RAM is typically used for pointers and counters. These pointers and counters would be updated by software for each byte that is received or transmitted. An interrupt is generated as long as there is at least one byte in the receive FIFO. An interrupt is also generated as long as there is room for one byte in the transmit FIFO. It is in the interrupt service routine that counters and pointers are updated and data is transferred to or from the GSC FIFOs. One advantage of CPU control is that the length of received or transmitted packets need not be known prior to the start of GSC activities. When the GSC is under CPU control, user software determines when a transmission has ended. For moving targets, CPU control allows the user software to determine where to store received data at the time it is transferred to RFIFO.

So far only initialization of the GSC and DMA has been explained. In order to use the GSC, the receiver, transmitter, and associated interrupts need to be enabled. These are covered in the following section.

**ENABLING RECEIVER AND RECEIVER INTERRUPTS**—There are two receiver interrupt enable bits, EGSRV (Receive Valid) and EGSRE (Receive Error) and one bit to enable the receiver (GREN). The interrupts should always be enabled whenever the receiver is enabled. Once this is done, a user can wait for interrupts to occur and then service the GSC receiver. The conditions which will cause the CPU to vector to GSC receiver interrupt service routines are described in the 8-Bit Embedded Controller Handbook.

In most CSMA/CD applications, GSC receivers will be enabled all the time once the C152 has been initialized. The only time the receiver will not be enabled is when a reception is completed or a receive error occurs. When this happens, the GSC receiver hardware clears GREN, which disables the receiver. The receiver must then be re-enabled by software before it is ready to accept a new frame. One way to do this when under DMA control is to set the receiver enable bit (GREN) in the receiver interrupt service routine. Similarly, the GSC receive interrupts should always be enabled and remain so except for the period of time that it takes to service an interrupt.

Once set, the GSC receiver interrupt enable bits always remain set unless cleared by user software. About the only valid reason for clearing the receiver interrupt enable bits is so that certain sections of code will not be disrupted by GSC activities. If the interrupts are disabled while the receiver is enabled, the amount of time the interrupts are disabled should not exceed 24 bit times. If the interrupts are disabled for a longer period of time, the receive FIFO may be over written.

It is a good practice to enable the GSC receiver interrupts prior to enabling the receiver when under CPU control. Another alternative is to clear the EA bit while enabling the GSC receiver and receiver interrupts. However, this could increase interrupt latency. If something like this is not done, a higher priority interrupt may alter the program flow immediately after the receiver is enabled and prior to enabling the interrupts. This in turn could cause the receiver to overflow. When the receiver is under DMA control the situation is different. First, the interrupts cannot be enabled before the receiver because if RDN is set from a previous reception, the receive valid service routine will be invoked but no reception has yet taken place. The correct sequence when under DMA control would be to set the DMA GO bit, enable the receiver, then enable the receiver interrupts. In this case the worst that could happen is a slow response to RDN getting set. Even this can be worked around by making receive valid the only high priority interrupt.

To enable the receiver interrupt enable bits and the receiver this sequence should be followed:

IEN1 = XXXXXX11  
RSTAT = XXXXXX1X

or if under DMA control:

DCONn = XXXXXX1  
RSTAT = XXXXXX1X  
IEN1 = XXXXXX11

**ENABLING TRANSMITTER AND TRANSMIT INTERRUPTS**—There are two transmit interrupt enable bits—EGSTV (Transmit Valid) and EGSTE (Transmit Error) and one transmitter enable bit—TEN (Transmitter ENable). The interrupts should always be enabled whenever the transmitter is enabled. Once this is done, a user can wait for interrupts to occur and then service the GSC transmitter. Conditions which will cause the CPU to vector to GSC transmit interrupt service routines are described in the 8-Bit Embedded Controller Handbook.

Compared with the receiver, opposite conditions exist concerning when the transmitter is operational and the sequence of enabling transmitter versus transmit interrupts. First, the transmitter and its interrupts are disabled all of the time except on those occasions when a

transmission is desired. The user's application determines when a transmission is needed. Status of the message, how full a buffer is, or how long since the last message was sent are typical criteria used to judge when a transmission will be started.

When a transmission is complete, the interrupts and the transmitter should be disabled. This is particularly true for the transmit valid interrupt as TFIFO will most likely be empty and TFNF (Transmit FIFO Not Full) will be set. TFNF = 1 is the source of transmit valid interrupts when the GSC is serviced under CPU control.

The transmitter should be enabled before enabling the transmitter interrupts. If the GSC is under CPU control and the interrupts are enabled first, TFIFO may be loaded with data in response to TFNF being set. When TEN is set, data already loaded into TFIFO would be cleared. Consequently, data meant to be transmitted would be lost. If the GSC is under DMA control, it is possible that an interrupt would be generated in response to TDN being set from the previous transmission, yet no transmission has even started since the interrupts were enabled. If using the DMA channels to service the transmitter, TEN must be set before the GO bit for the DMA channel is set. If not, the DMA channels could load TFIFO with data, and when TEN is set that data would be lost.

The correct sequence to enable the transmitter and its interrupt enable bits is:

SETB TEN  
SETB EGSTE  
SETB EGSTV

or if under DMA control:

SETB TEN  
SETB EGSTE  
SETB EGSTV  
ORL DCONn, #01

Once all initialization tasks shown so far are completed, reception and transmission may commence. The process of starting, maintaining, and ending transmissions or receptions is covered next.

## STARTING, MAINTAINING, AND ENDING TRANSMISSIONS

Prior to starting a transmission, the user will need to set TEN. This enables the transmitter, resets TDN, clears all transmit error bits and sets up TFIFO as if it were empty (all bytes in TFIFO are lost) after a GSC bit clock occurs. Once TEN is set, actual transmission begins when a byte is loaded into TFIFO. Figure 9 is a block diagram of the GSC transmitter and shows how it functions. Once a byte has entered TFIFO, transmission begins. The first step is for the GSC to determine if the link is idle and interframe space has expired. Actually, this occurs continuously, even when not transmitting, but transmit circuitry checks to make sure these conditions exist before transmitting. If these two conditions

are not met, the C152 will wait until they are. Once interframe space has expired, DEN is forced low for one bit time prior to the GSC emitting a preamble and BOF. About the time the BOF is output, a byte from TFIFO is transferred to the shift register. As bits are shifted out this register, they pass by the CRC generator, which updates the current CRC value. Bits then enter the data encoder which forms them into Manchester coded waveforms and out GTxD. If TFIFO is empty when the shift register goes to grab another byte, the GSC assumes it is the end of data. To complete a frame, bits in the CRC generator are passed through the data encoder and the EOF is appended. One part of the block diagram in Figure 9 is the transmit control sequencer. The transmit control sequencer's purpose is to determine which state the transmitter is in such as Idle, Preamble, Data, or CRC. To perform this function it has connections to all circuits in the transmitter. These connections are not shown in order to make the diagram easier to read.

If the transmitter is under CPU control the first byte is loaded with user software. TFIFO should be filled and counters and pointers updated before proceeding with any other tasks required by the CPU. There is room for up to three bytes in TFIFO. Before loading the first byte, users should examine TDN to ensure that any previous transmissions have completed. If TEN is set before the end of a transmission, that transmission is aborted without appending a CRC and EOF but the interframe space will still be enforced before starting again. A user can identify when TFIFO is full by examining TFNF (Transmit Fifo Not Full). TFNF will always remain at a logic 1 as long as there is room for at least one more byte in TFIFO. There is a one machine cycle latency from when a byte is loaded into TFIFO until TFNF is updated. Because of this latency, the status of TFNF should not be checked immediately following the instruction that loaded TFIFO but should be examined two or more instructions later. Whenever TFNF is set, an interrupt will be generated if EGSTV is set. In response to the interrupt, bytes should be loaded into TFIFO until TFNF is cleared and update any pointers or counters.

Once the user is through with transmitting bytes for the current frame, the GSC transmit valid interrupt (EGSTV) should be disabled. This is to prevent the program flow from being interrupted by unnecessary GSC demands as TFNF will remain set all the time. The GSC transmit error interrupt (EGSTE) must remain enabled as transmit errors can still occur. While under CPU control there is no interrupt associated with transmit done (TDN) so a user must periodically poll this bit to determine when actual transmission is complete. After the last byte in TFIFO is transmitted there is a delay until TDN is set. This delay will be equal to the CRC length plus approximately 1.5 bit times for the EOF. The CRC is appended after the end of data by GSC hardware.




Figure 9. Transmitter Block Diagram

To start a transmission when the GSC is under DMA control, users should first enable the transmitter by setting TEN, then set the GO bit for the appropriate DMA channel. Before the GO bit is set users must initialize the GSC and DMA. Thereafter, the DMA loads the first byte that begins actual transmission and keeps the transmit FIFO full until the end of transmission. In this case, transmission ends when the byte count reaches 0, which means the length of the message to be transmitted must be known before transmission begins.

The DMA channel examines TFNF to determine when the transmitter needs servicing. When a byte is transferred into TFIFO, the DMA channel takes control of the internal bus and the CPU is held off for one machine cycle. This is the only overhead associated with the actual transmission when under DMA control. This is significantly less than the overhead associated with each byte that must be loaded by software when the GSC is under CPU control. When the DMA is servicing the transmitter, at least one machine cycle occurs between each DMA load. This prevents the DMA from hogging the internal bus when servicing the transmitter. It takes five machine cycles to load three bytes to initially fill TFIFO. When transmission ends, TDN will be set and when the GSC is under DMA control it is the setting of TDN that begins the GSC interrupt service routine.

The discussion so far assumes there are no errors during transmission of a frame. However, in CSMA/CD there is always a possibility of an error occurring and part of maintaining transmission is servicing those errors. In the C152 when an error is detected an error bit is set. At the same time the error bit is set, TEN is cleared which disables the transmitter. Types of errors

that can occur are: collision detection errors (TCDT), no acknowledgement errors (NOACK) (if HBA is enabled), and underrun errors (UR) (if the DMA channels are used to service the transmitter). After setting the error bit, the C152 jumps to the transmit error vector if EGSTE (Transmit Error enable) is set. Depending on the protocol implemented, a user may wish to take some specific response to an error but in almost all cases the transmitter will be re-enabled and the same data retransmitted. This requires that counters and pointers be initialized, the transmitter enabled, and TFIFO filled. Another frequent action taken is to log the type of error for later analysis or to keep track of specific trends. Once transmission is restarted, the same flow is followed as before, as if no error occurred.

## STARTING, MAINTAINING, AND ENDING RECEPTIONS

In most applications, the receiver is always enabled and reception begins when the first byte is loaded into RFIFO. Figure 10 shows a block diagram of the receiver.

As indicated in Figure 10, before the first byte is loaded into RFIFO, the address is checked for a matching address assigned by ADRn. A user can disable address recognition by writing all 1s to the address mask register(s), AMSKn. In this mode all frames with a valid BOF will be received. When the first byte is loaded into RFIFO, RFNE is set. If the address does match, there is a delay of about 24 or 40 bit times from reception of the first bit until a byte is loaded into RFIFO depending on which CRC is chosen. This is due to CRC strip circuitry and the bits required to fill up the shift register.




Figure 10. Receiver Block Diagram

When the GSC is being serviced by the CPU, an interrupt is generated when RFNE is set and if EGSRV is enabled. The user typically responds to an interrupt by removing one byte from RFIFO and storing it somewhere else. The user should check RFNE before leaving the interrupt service routine to see if more than one byte was loaded in to RFIFO. While under CPU control, there is no interrupt generated when reception is complete although receive done (RDN) is set. When RDN is set, the receiver is disabled and user software has to re-enable it. To determine when a frame has ended, the user must periodically poll RDN. After a frame has ended, the user will normally reinitialize pointers, reset counters, and enable the receiver. RDN will not be set when the last byte is transferred to RFIFO because the EOF will not be recognized yet. It takes approximately 1.7 bit times of link inactivity for the EOF to be recognized.

When the GSC is controlled by the DMA channels an interrupt is generated when RDN is set for a valid reception. At this point all a user needs to do is to set the source address registers, set the byte count, set the GO bit, and enable the receiver. Whenever the GSC receiver is being serviced by the DMA channels, the GO bit should be set before the receiver enable bit, GREN. This is to ensure that the DMA channel is active whenever the receiver is enabled. If the receiver is enabled before the DMA channel, it is possible that an interrupt would alter the program flow. An interrupt could delay setting the GO bit so that data is received while the DMA channel is prevented from servicing the GSC. Consequently, an overrun error occurs.

For the GSC receiver, as in the transmitter, an error is always possible. Conditions that set the error bits are the same regardless of how the receiver is being serviced. Possible errors are: receiver collision (RCABT), CRC error (CRCE), overrun (OVR), and alignment error (AE).

The only type of error that user software can take actions to prevent is an overrun error. In this case, when an overrun error occurs it is because the receiver could not be serviced fast enough. Under DMA control, the only way this could happen is if the other DMA channel prevented servicing the GSC by the DMA or the user cleared the GO bit. Solutions to these problems are to turn off the second DMA channel when receiving and not mess around with the GO bit during reception. To determine if the GSC is receiving a packet, the byte count of the appropriate DMA channel can be examined. If the GSC is under CPU control and an overrun occurs it is because there are too many other tasks the CPU is doing or the baud rate is just too high for the CPU to keep up. A solution to this problem is to either cut back on the number of tasks the CPU must perform

while a packet is being received or to switch to DMA control of the GSC.

In all other cases, about all the C152 can do when a receive error occurs is to log the type of error, discard the data already received, and to re-enable the receiver for the next packet. These actions would also be taken for an overrun error.

## SUMMARY

Hopefully, this application note has given the reader some insight on how to set up the GSC parameters, how to transmit or receive a packet, and how to respond to error conditions that may arise. The process of obtaining data for transmission or what to do with data received has been left open as much as possible as these vary widely from application to application. In some cases, all the data will be managed by another, more powerful processor. In this situation, the user will have to implement another interface between the main processor and the C152.

Although the whole process of using the C152 may at first, seem confusing and complicated, breaking down this process into steps may make utilizing the C152 much simpler. One suggestion of the steps to follow is:

- 1) INITIALIZATION
  - A) Baud rate
  - B) Preamble
  - C) Backoff
  - D) CRC
  - E) Interframe space
  - F) Jamming signal
  - G) Slot time
  - H) Addressing
  - I) Acknowledgment
  - J) Clearing the collision counter
  - K) Controlling the GSC
  - L) DMA initialization (if used)
  - M) Counter and pointer setup
  - N) Enabling the GSC
  - O) Enabling the interrupts

### 2) TRANSMITTING/RECEIVING PACKETS

- A) Starting transmission/reception
- B) Maintaining GSC operations
- C) Ending transmission/reception
- D) Responding to errors

These steps can be used as a checklist to ensure that the minimum set of functions have been implemented that will allow the GSC to be used in almost any application. The list also demonstrates that the bulk of the tasks the user must implement is in initializing the GSC. Once initialization is accomplished, there is comparatively little work left to implement an application.

## APPENDIX A SOFTWARE EXAMPLE

The following example demonstrates how the DMA can be used to service the GSC in a specific environment. Figure 11 shows a diagram of the hardware used. As shown, the UART is used as a source and destination for data transferred by the GSC. Also shown in Figure 11 are some DIP switches. These DIP switches determine source and destination addresses. The switches are read only once after a reset. The hardware environment is shown for informational purposes only and is not necessarily a real application that would be implemented by a user. Even so, with some minor changes, similar circuits might be used, requiring corresponding changes to be made in the software.

This program has been written with the assumption that a terminal will be connected to the UART. As such, only ASCII data can be transferred and each block of data is delineated by a carriage return (0DH) and line feed (0AH). As data is received by the UART it is stored in one of four rotating buffers. This data will later be transmitted by the GSC to other C152s. Data received by the GSC is stored in one of four different rotating buffers. This data will be transmitted by the

UART to a terminal. 1K of external data RAM is connected to the C152 to serve as storage buffers. Consequently, each buffer is one-eighth of available external RAM, or 128 bytes. This provides up to one line of 120 characters for each buffer. Also, each buffer will store additional information such as destination address, source address, and message length. When a line of characters is complete, a flag will be set to signify to the GSC that that buffer is to be transmitted. Conversely, when a packet received by the GSC is complete, a flag is set to identify that buffer is to be output through the UART to a terminal. Whenever access to one buffer is complete, the software manipulates pointers so the next buffer is used. If all 4 buffers are full, data for that type of buffer is no longer accepted until another buffer is available.

Note that this program uses both DMA channels, one for the receiver and one for the transmitter on the GSC. A program could have been written using only one DMA channel. Using both channels has made the program much simpler and shortened the time it takes to change from transmitting to receiving.




Figure 11. Hardware Environment for Software Example

LOC	OBJ	LINE	SOURCE	10/19/88	PAGE	1
		1	\$XREF \$NDLST			
		2				
0000		165	GSC_BAUD_RATE EQU 0	; GSC baud rate = 1.5Mbps		
00FC		166	LSC_BAUD_RATE EQU 0FCH	; LSC baud rate = 9.6K baud at		
		167		; 14.7556 MHz		
		168				
		169				
0014		170	IFS_PERIOD EQU 20	; number of bit times separating		
		171		; frames		
		172				
0003		173	BUFA_STRT_ADDR EQU 003H	; buffer IA's starting address for		
		174		; storing data (0 = # of bytes,		
		175		; 1 = dest addr, 2 = src addr)		
		176				
0083		177	BUFB_STRT_ADDR EQU 083H	; buffer IB's starting address for		
		178		; storing data (00H = # of bytes,		
		179		; B1 = dest addr, B2 = src addr)		
		180				
0103		181	BUFC_STRT_ADDR EQU 103H	; buffer IC's starting address for		
		182		; storing data (100H = # of bytes,		
		183		; 101 = dest addr, 102 = src addr)		
		184				
0183		185	BUFD_STRT_ADDR EQU 183H	; buffer ID's starting address for		
		186		; storing data (180H = # of bytes,		
		187		; 181 = dest addr, 182 = src addr)		
		188				
0201		189	BUF2A_STRT_ADDR EQU 201H	; buffer 2A's starting address for		
		190		; storing data (200H = # of bytes)		
		191				
0281		192	BUF2B_STRT_ADDR EQU 281H	; buffer 2B's starting address for		
		193		; storing data (280H = # of bytes)		
		194				
0301		195	BUF2C_STRT_ADDR EQU 301H	; buffer 2C's starting address for		
		196		; storing data (300H = # of bytes)		
		197				
0381		198	BUF2D_STRT_ADDR EQU 381H	; buffer 2D's starting address for		
		199		; storing data (380H = # of bytes)		
0080		200	STACK_OFFSET EQU 80H	; start stack at upper 128 bytes		
REG		201				
0000		202	CR EQU 0DH	; ASCII equivalent for carriage		
		203		; return		
		204				
		205				
000A		206	LINE_FEED EQU 0AH	, ASCII equivalent for line-feed		
		207				
REG		208	ERROR_POINTER EQU RO	; RO holds the address that points		
		209		; to the next error location to		
		210		; increment		
		211				
		212				

MCS-51 MACRO ASSEMBLER APPNOTE1				10/19/88	PAGE	2
LOC	OBJ	LINE	SOURCE			
007B		213	MAX_LENGTH	EQU 120	; maximum length a (received) packet ; can be - must always be less than ; 255, my HW limitation is 12B	
		214				
		215				
		216				
		217				
		218	UR_COUNTER DATA	0FFH	;RAM locations OFAH to OFFH are ;used to keep a log of the # of ;UR errors (only transmit error)	
00FF		220				
		221				
00F9		222	DVR_COUNTER DATA	(UR_COUNTER) - 6	;RAM locations OF4H to OF9H keep ;a log of the # of overrun errors	
		223				
00F3		224	RCABT_COUNTER DATA	(DVR_COUNTER) - 6	;RAM locations 0E6H to OF3H keep ;a log of the # of abort errors	
		225				
00E0		226	AE_COUNTER DATA	(RCABT_COUNTER) - 6	;RAM locations 0EBH to 0EDH keep ;a log of the # of alignment errors	
		227				
00E7		228	CRCE_COUNTER DATA	(AE_COUNTER) - 6	;RAM locations 0E2H to 0E7H keep ;a log of the # of CRC errors	
		229				
00E1		230	LDNG_COUNTER DATA	(CRCE_COUNTER) - 6	;RAM locations 0E1H to 0DCH keep ;a log of the # of received ;packets that are too long	
		231				
00DB		232	TCDT_COUNTER DATA	(LDNG_COUNTER) - 6	;RAM locations 0DBH to 0D6H keep ;a log of the # of TCDT errors	
		233				
00D5		234	NDACK_COUNTER DATA	(TCDT_COUNTER) - 6	;RAM locations 0D5H to 0DDH keep ;a log of the # of NDACK errors	
		241				
00CF		242	NEXT_LOCATION DATA	(NDACK_COUNTER) - 6	;reserve 6 bytes for NDACK counter	
		243				
		244				
		245				
		246				
		247				
007F		248	IN_BYTE_COUNT DATA	7FH	;number of bytes LSC received which ;determines # of bytes for GSC to ;transmit	
		249				
		250				
		251				
007E		252	OUT_BYTE_COUNT DATA	(IN_BYTE_COUNT) - 1	;number of bytes GSC received which ;determines # of bytes for LSC to ;transmit	
		253				
		254				
		255				
007D		256	GSC_DEST_ADDR DATA	(OUT_BYTE_COUNT) - 1	;destination address read from ;DIP switches (loaded on RESET)	
		257				
		258				
007C		259	GSC_SRC_ADDR DATA	(GSC_DEST_ADDR) - 1	;source address read from DIP ;switches (loaded on RESET)	
		260				
		261				
007B	007A	262	LSC_INPUT_L0W DATA	(GSC_SRC_ADDR) - 1	;contains the address where the ;next LSC received byte will be ;stored at	
		263	LSC_INPUT_HIGH DATA	(LSC_INPUT_L0W) - 1		
		264				
		265				
		266				
		267				

MCS-51 MACRO ASSEMBLER	APPNOT1	10/19/88	PAGE	3
LOC	OBJ	LINE	SOURCE	
0079		268	GSC_INPUT_LOW DATA (LSC_INPUT_HIGH) - 1 GSC_INPUT_HIGH DATA (GSC_INPUT_LOW) - 1	; contains the address where the ; next GSC received byte will be ; stored at
0078		259		
0077		270		
0076		271		
		272	LSC_OUTPUT_LOW DATA (GSC_INPUT_HIGH) - 1 LSC_OUTPUT_HIGH DATA (LSC_OUTPUT_LOW) - 1	; contains the address where the ; next byte for the LSC to xmit ; is stored at
		273		
0075		274	LSC_OUTPUT_COUNTER DATA (LSC_OUTPUT_HIGH) - 1	; contains the number of byte for ; the LSC to xmit
		275		
0074		276		
002F		277		
		278	BUFFER1_CONTROL DATA 2FH	; byte that buffer 1 control bits ; are in
002E		279		
		280	BUFFER2_CONTROL DATA 2EH	; byte that buffer 2 control bits ; are in
		281		
		282		
		283		
		284		
		285		
		286		
		287		
007F		288	BIT 7FH	; indicator for when buffer 1D has ; data for GSC
		289		
007E		290	BUF1C_ACTIVE BIT (BUF1D_ACTIVE) - 1	; indicator for when buffer 1C has ; data for GSC
		291		
007D		292		
		293		
		294	BUF1B_ACTIVE BIT (BUF1C_ACTIVE) - 1	; indicator for when buffer 1B has ; data for GSC
		295		
007C		296	BUF1A_ACTIVE BIT (BUF1B_ACTIVE) - 1	; indicator for when buffer 1A has ; data for GSC
		297		
007B		298		
		299		
		300	GSC_OUT_MSB BIT (BUF1A_ACTIVE) - 1	; second of two bits that identify ; which buffer is the current GSC ; output buffer
		301		
		302		
007A		303	GSC_OUT_LSB BIT (GSC_OUT_MSB) - 1	; first of two bits that identify ; which buffer is the current GSC ; output buffer
		304		
		305		
		306		
		307		
0079		308	LSC_IN_MSB BIT (GSC_OUT_LSB) - 1	; second of two bits that identify ; which buffer is the current LSC ; input buffer
		309		
		310		
007B		311	LSC_IN_LSB BIT (LSC_IN_MSB) - 1	; first of two bits that identify ; which buffer is the current LSC ; input buffer
		312		
		313		
		314		
		315		
0077		316	BIT (LSC_IN_LSB) - 1	; indicator for when buffer 2A has ; data for LSC
		317		
0076		318	BUF2A_ACTIVE BIT (BUF2A_ACTIVE) - 1	; indicator for when buffer 2B has ; data for LSC
		319		
0075		320		
		321		
		322	BUF2C_ACTIVE BIT (BUF2B_ACTIVE) - 1	; indicator for when buffer 2C has ; data for LSC

MCS-51 MACRO ASSEMBLER				APPNOT1	10/19/88	PAGE	4
LOC	OBJ	LINE	SOURCE				
		324	BUF2D_ACTIVE	BIT (BUF2C_ACTIVE) - 1	; data for LSC ; indicator for when buffer 2D has ; data for LSC		
0074		325	GSC_IN_MSB	BIT (BUF2D_ACTIVE) - 1	; second of two bits that identify ; which buffer is the current GSC ; input buffer		
0073		326	GSC_IN_LSB	BIT (GSC_IN_MSB) - 1	; first of two bits that identify ; which buffer is the current GSC ; input buffer		
0072		327	LSC_OUT_MSB	BIT (GSC_IN LSB) - 1	; second of two bits that identify ; which buffer is the current LSC ; output buffer		
		328	LSC_OUT_LSB	BIT (GSC_IN LSB) - 1	; first of two bits that identify ; which buffer is the current LSC ; output buffer		
0071		329	LSC_DUT_MSB	BIT (LSC_DUT_MSB) - 1	; second of two bits that identify ; which buffer is the current LSC ; output buffer		
		330	LSC_DUT_LSB	BIT (LSC_DUT_LSB) - 1	; first of two bits that identify ; which buffer is the current LSC ; output buffer		
006F		331	FIRST_GSC_OUT	BIT (LSC_DUT_LSB) - 1	; indicator for first GSC xmit		
006E		332	LSC_ACTIVE	BIT (FIRST_GSC_OUT) - 1	; indicator that LSC is outputting ; a received packet		
		333			*****		
0039		334			*****		
0070		335			*****		
		336			*****		
004F		337			*****		
004E		338			*****		
		339			*****		
0040		340			*****		
		341			*****		
0042		342			*****		
		343			*****		
0044		344			*****		
0045		345			*****		
		346			*****		
0046		347			*****		
		348			*****		
		349			*****		
0050		350			*****		
		351			*****		
0000	020100	352	START:	ORG 0			
0000	0205B4	353	JMP INITIALIZATION	ORG 2BH			
0023	0205BA	354	JMP LSC_SERVICE	ORG 23H			
0023	0205B8	355		ORG 2BH			
002B	0205B8	356		ORG 2BH			
0033	0205B0	357		ORG 2BH			
0043	0204E3	358		ORG 2BH			
0043	0204AA	359		ORG 2BH			
004B	0204E3	360		ORG 2BH			
004B	0204E3	361		ORG 2BH			
004B	0204E3	362		ORG 2BH			
004B	0204E3	363		ORG 2BH			
004B	0204E3	364		ORG 2BH			
0053	02061C	365		ORG 2BH			
0053	02061C	366		ORG 2BH			
		367		ORG 2BH			
		368		ORG 2BH			
		369		ORG 2BH			
		370		ORG 2BH			
		371		ORG 2BH			
		372		ORG 2BH			
		373		ORG 2BH			
		374		ORG 2BH			
		375		ORG 2BH			
		376		ORG 2BH			
		377		ORG 2BH			
						270720-20	

MCS-51 MACRO ASSEMBLER	APPNOTE1		10/19/88	PAGE	5
LOC OBJ	LINE	SOURCE			
0100	378	ORG 100H INITIALIZATION:			
0100 75B180	380	MOV SP,#STACK_OFFSET	; start stack at user defined address		
0103 120243	382	CALL ADDRESS_DETERMINATION	; setup addressing (only done on ,RESET)		
0106 120200	384	CALL GSC_INIT	; initialization for GSC		
0109 120234	386	CALL LSC_INIT	; initialization for LSC		
010C 12025B	388	CALL GENERIC_INIT	; general initialization not dealing ;with interrupts, GSC, or LSC		
010F 120250	390	CALL INTERRUPT_ENABLE	; enable interrupts		
	392	MAIN			
0112 207C17	394	JB BUF1A_ACTIVE,BUFFER1_START			
0115 207D14	396	JB BUF1B_ACTIVE,BUFFER1_START	; see if buffer 1A has something ;to transmit out GSC		
0118 207E11	398	JB BUF1C_ACTIVE,BUFFER1_START	; see if buffer 1B has something ;to transmit out GSC		
011B 207F0E	400	JB BUF1D_ACTIVE,BUFFER1_START	; see if buffer 1C has something ;to transmit out GSC		
011E 207710	402	JB BUF2A_ACTIVE,BUFFER2_START	; see if buffer 1D has something ;to transmit out GSC		
0121 20760D	404	JB BUF2B_ACTIVE,BUFFER2_START	; see if buffer 2A has something ;to transmit out LSC		
0124 20750A	406	JB BUF2C_ACTIVE,BUFFER2_START	; see if buffer 2B has something ;to transmit out LSC		
0127 207407	408	JB BUF2D_ACTIVE,BUFFER2_START	; see if buffer 2C has something ;to transmit out LSC		
012A 80E6	410	JMP MAIN	; see if buffer 2D has something ;to transmit out LSC		
	412	BUFFER1_START:			
012C 12032F	414	CALL NEW_BUFFER1_OUT	; this routine should start a ;transmission if a buffer is full		
012F 80E1	416	JMP MAIN			
0131 12043F	418	BUFFER2_START:			
	420	CALL NEW_BUFFER2_OUT	; this routine starts a transmission		
	422				
	424				
	426				
	428				
	430				
	432				

270720-21

MCS-51 MACRO ASSEMBLER	APPNOTE1	LINE	SOURCE	PAGE
LOC OBJ				10/19/88
0134 BODC		433	;out the LSC if one of the buffers ;is full	6
0200		434		
		435	JMP MAIN	
		436		
		437	ORG 200H	
		438	\$INCLUDE (GSCINIT SRC)	
		439 +1	GSC_INIT:	
		=1 440	MOV BAUD,#GSC_BAUD_RATE	
		=1 441	;init for CSMA/CD, 8-bit preamble, ;16-bit CRC, 8-bit addresses	
		=1 442	MOV GHOD,#02H	
		=1 443		
		=1 444	MOV GHOD,#02H	
		=1 445		
		=1 446	MOV IFS,#IFS_PERIOD	
		=1 447	;init IFS for period between frames	
		=1 448	MOV TCDCNT,#0	
		=1 449	;clear collision counter	
		=1 450	SETB DMA	
		=1 451	;init GSC interrupts for DMA	
		=1 452	MOV DARLO,#TIFO	
		=1 453	;DMA0 will service TIFO	
		=1 454	MOV DCONO,#10011000B	
		=1 455	;init DMA0 with SFR as dest. ext RAM	
		=1 456	;as source, serial port demand mode	
		=1 457	MOV SARLI,#RIFO	
		=1 458	;DMA1 will service RIFO	
		=1 459	MOV BCRH1,#0	
		=1 460	;load DMA byte count with maximum	
		0211 75929B	MOV BCRL1,#MAX_LENGTH	
		=1 461	;message length	
		=1 462		
		=1 463	;init DMA1 with ext RAM as dest,	
		0214 75B2F4	MOV DCON1,#01101001B	
		=1 464	;SFR as source, serial port demand	
		=1 465	;mode, and set QD bit.	
		=1 466		
		=1 467		
		=1 468	MOV ADRO,GSC_SRC_ADDR	
		=1 469		
		0220 857C95	MOV GSC_INPUT_LDW,#LOW (BUF2A_START_ADDR)	
		=1 470		
		=1 471	MOV GSC_INPUT_HIGH,#HIGH (BUF2A_START_ADDR)	
		0223 757901		
		=1 472	;init GSC input address storage	
		0226 757802	=1 473	
		=1 474	MOV DARL1,GSC_INPUT_LDW	
		=1 475		
		0229 8579D2	MOV DARL1,GSC_INPUT_HIGH	
		=1 476	;init DMA destination address to	
		=1 477	;match GSC input address storage	
		=1 478		
		022F D2E9	=1 479	
		=1 480	SETB GREN	
		=1 481	SETB FIRST_GSC_OUT	
		=1 482		
		=1 483	RET	
		=1 484		
		\$INCLUDE (LSCINIT_SRC)		
		LSC_INIT:		
		=1 485 +1		
		=1 486	MOV TH1,#LSC_BAUD_RATE	
		=1 487	;setup timer1 to generate LSC baud	

27/07/20-22

MCS-51 MACRO ASSEMBLER APPNOTE1				1C/19/88	PAGE	7
LOC	OBJ	LINE	SOURCE			
0237	438920	=1 48B	ORL TMOD, #00100000B	; init timer1 as 8-bit auto-reload		
023A	53892F	=1 490	ANL THD, #00101111B	; setup LSC as 8-bit UART and enable receiver		
023D	759850	=1 491	MOV SCON, #01010000B			
0240	028E	=1 493	SETB TR1	; start timer to generate baud rate		
0242	22	=1 495	RET			
		=1 497	*INCLUDE <INITADDR_SRC>			
		=1 499	ADDRESS_DETERMINATION:			
0243	53901F	=1 500	ANL P1, #1FH	; select output 0 of '138		
0246	85C07C	=1 502	MOV GSC_SRC_ADDR, P4	; read GSC receive address from DIP switch #1		
0249	439020	=1 504	ORL P1, #20H	; select output 1 of '138		
024C	85C07D	=1 505	MOV GSC_DEST_ADDR, P4	; read GSC xmit address from DIP switch #2		
024F	22	=1 507	RET			
		=1 510	*INCLUDE <ENAINT_SRC>			
		=1 511	INTERRUPT_ENABLE:			
		=1 512	\$INCLUDE <ENAINT_SRC>			
0250	D2CB	=1 513	SETB EGSRV	; enable GSC receive valid interrupt		
0252	D2C9	=1 514	SETB EGSRE	; enable GSC receive error interrupt		
0254	D2AC	=1 515	SETB ES	; enable LSC interrupt		
0256	D2CC	=1 516	SETB EDMA1	; enable DMA1 done interrupt		
0258	D2AF	=1 517	SETB EA	; enable interrupts		
025A	22	=1 518	RET			
		=1 522	*INCLUDE <GENINIT_SRC>			
		=1 523	GENERIC_INIT:			
		=1 524				
025B	752F00	=1 525				
		=1 526				
		=1 527				
		=1 528				
		=1 529	MOV BUFFER1_CONTROL, #0	; insure all buffer 1 active bits = 0, current input and output buffer = 1A		
025E	752ED0	=1 530				
		=1 531				
		=1 532				
		=1 533				
		=1 534	MOV BUFFER2_CONTROL, #0	; insure all buffer 2 active bits = 0, current input and output buffer = 1B		
		=1 535				
		=1 536				
0261	C26E	=1 537	CLR LSC_ACTIVE	; insure LSC_ACTIVE = 0 before starting a reception		
0263	757B03	=1 538	MOV LSC_INPUT_LOW, #LOW (BUF1A_SRST_ADDR)			

270720-23

MCS-51 MACRO ASSEMBLER	APPNOTE1	SOURCE	10/19/B8	PAGE	B
LOC OBJ	LINE				
0266 757A00	=1 543	MOV LSC_INPUT_HIGH,#HIGH (BUF1A_STRT_ADDR)	;load address pointers with		
	=1 544		;starting address of buffer 1A		
	=1 545				
0269 757F02	=1 546	MOV IN_BYTE_COUNT,#02	;byte count initialized to 2		
	=1 547		;because destination and source		
	=1 548		;address will take first two bytes		
	=1 549		;and counter is not incremented.		
	=1 550				
026C 7BCF	=1 551	MOV RO,#NEXT_LOCATION			
026E 08	=1 552	COUNTER_CLEAR:			
	=1 553	INC RO			
	=1 554				
026F 7600	=1 555	MOV @RO,#0	;clear out error counter area		
	=1 556				
0271 BBFFF4	=1 557	MOV CINE RO,#OFFH,COUNTER_CLEAR	;loop until all counters = 0		
0274 22	=1 558	CINE RO,#0			
	=1 559				
	=1 560	RET			
	=1 561				
	=1 562				
	=1 563	\$INCLUDE (CNTRINC.SRC)			
	=1 564				
	+1 565	INCREMENT_COUNTER:			
	=1 566				
0275 D3	=1 567	SETB C	;add 1 on first loop		
0276 7F06	=1 568				
	=1 569	MOV RT,#6	# of bytes in each counter field		
	=1 570				
	=1 571	INC_COUNT_LOOP:			
	=1 572				
0278 E6	=1 573	MOV A,@ERROR_POINTER	:get byte of counter		
0279 3400	=1 574	ADDC A,@0			
027B F6	=1 575	MOV @ERROR_POINTER,A			
	=1 576				
027C 1B	=1 577	DEC ERROR_POINTER			
	=1 578				
027D DFF9	=1 579	DNZ R7,INC_COUNT_LOOP	;overflow if carry generated. This		
	=1 580		;was initially put in to stop the		
	=1 581	JC COUNTER_OVERFLOW	;flow of the program if any of the		
	=1 582		;error counters overflowed with the		
	=1 583		;expectation that the user would		
	=1 584		;modify the code to dump the error		
	=1 585		;count contents and re-initialize the		
	=1 586		;counter locations.		
	=1 587				
0281 22	=1 588	RET			
	=1 589				
	=1 590				
	=1 591				
	=1 592				
	=1 593	COUNTER_OVERFLOW:			
	=1 594				
0282 08	=1 595	INC ERROR_POINTER	;point to msb of counter field		
	=1 596				
	=1 597				



MCS-51 MACRO ASSEMBLER				APPNOT1		10/19/88	PAGE	10
LOC	OBJ	LINE	SOURCE					
		=1 653 ; BUF1D_ACT	i BUF1B_ACT					
		=1 654 ; ****	; ****					
		=1 655 ; ***	; ***					
		=1 656 ; ***	; ***					
0296 20794E		=1 657 JB LSC_IN_MSB,LSC_IN_1D_1A						
		=1 658						
		=1 659						
		=1 660						
		=1 661 .JB LSC_IN_LSB,LSC_IN_1C						
0299 207823		=1 662						
		=1 663						
		=1 664 LSC_IN_1B						
		=1 665						
		=1 666						
		=1 667						
029C 207D43		=1 668 .JB BUF1B_ACTIVE,BUFFERS_1_FULL						
		=1 669						
		=1 670						
		=1 671 MOV DPL,#LOW(BUF1A_START_ADDR)-3						
		=1 672 MOV DPH,#HIGH(BUF1A_START_ADDR)						
029F 75B200		=1 673						
02A2 75B200		=1 674 ;setup DPTR to point at the						
		=1 675 ;beginning of buffer 1A (first byte						
		=1 676 ;GSC has not yet emptied it and						
		=1 677 ;all the buffers must be full						
02A5 E57F		=1 677 MOV A,IN_BYTECOUNT						
02A7 F0		=1 678 MOVX @DPTR,A						
		=1 679						
		=1 680 ;buffer 1A						
02AB A3		=1 681 INC DPTR						
		=1 682						
		=1 683						
		=1 684 MOV A,GSC_DEST_ADDR						
02AB F0		=1 685 INC DPTR						
		=1 686 MOVX @DPTR,A						
02AC A3		=1 687 INC DPTR						
		=1 688						
		=1 689						
02AD E57C		=1 690 MOV A,GSC_SRC_ADDR						
		=1 691						
		=1 692 MOVX @DPTR,A						
02AF F0		=1 693 MOV A,GSC_SRC_ADDR						
		=1 694						
		=1 695 SETB BUF1A_ACTIVE						
		=1 696						
		=1 697						
		=1 698						
		=1 699						
		=1 700 CLR LSC_IN_MSB						
02B2 C279		=1 701 SETB LSC_IN_LSB						
02B4 D278		=1 702						
		=1 703						
		=1 704						
		=1 705 MOV LSC_INPUT_LDW,#LOW(BUF1B_STRT_ADDR)						
02B6 757B83		=1 706 MOV LSC_INPUT_HIGH,#HIGH(BUF1B_STRT_ADDR)						
02B9 757A00		=1 707 ,load starting address of buffer						
		=1 708						
		=1 709						
		=1 710						
		=1 711						
		=1 712						
		=1 713						
		=1 714						
		=1 715						
		=1 716						
		=1 717						
		=1 718						
		=1 719						
		=1 720						
		=1 721						
		=1 722						
		=1 723						
		=1 724						
		=1 725						
		=1 726						
		=1 727						
		=1 728						
		=1 729						
		=1 730						
		=1 731						
		=1 732						
		=1 733						
		=1 734						
		=1 735						
		=1 736						
		=1 737						
		=1 738						
		=1 739						
		=1 740						
		=1 741						
		=1 742						
		=1 743						
		=1 744						
		=1 745						
		=1 746						
		=1 747						
		=1 748						
		=1 749						
		=1 750						
		=1 751						
		=1 752						
		=1 753						
		=1 754						
		=1 755						
		=1 756						
		=1 757						
		=1 758						
		=1 759						
		=1 760						
		=1 761						
		=1 762						
		=1 763						
		=1 764						
		=1 765						
		=1 766						
		=1 767						
		=1 768						
		=1 769						
		=1 770						
		=1 771						
		=1 772						
		=1 773						
		=1 774						
		=1 775						
		=1 776						
		=1 777						
		=1 778						
		=1 779						
		=1 780						
		=1 781						
		=1 782						
		=1 783						
		=1 784						
		=1 785						
		=1 786						
		=1 787						
		=1 788						
		=1 789						
		=1 790						
		=1 791						
		=1 792						
		=1 793						
		=1 794						
		=1 795						
		=1 796						
		=1 797						
		=1 798						
		=1 799						
		=1 800						
		=1 801						
		=1 802						
		=1 803						
		=1 804						
		=1 805						
		=1 806						
		=1 807						
		=1 808						
		=1 809						
		=1 810						
		=1 811						
		=1 812						
		=1 813						
		=1 814						
		=1 815						
		=1 816						
		=1 817						
		=1 818						
		=1 819						
		=1 820						
		=1 821						
		=1 822						
		=1 823						
		=1 824						
		=1 825						
		=1 826						
		=1 827						
		=1 828						
		=1 829						
		=1 830						
		=1 831						
		=1 832						
		=1 833						
		=1 834						
		=1 835						
		=1 836						
		=1 837						
		=1 838						
		=1 839						
		=1 840						
		=1 841						
		=1 842						
		=1 843						
		=1 844						
		=1 845						
		=1 846						
		=1 847						
		=1 848						
		=1 849						
		=1 850						
		=1 851						
		=1 852						
		=1 853						
		=1 854						
		=1 855						
		=1 856						
		=1 857						
		=1 858						
		=1 859						
		=1 860						
		=1 861						
		=1 862						
		=1 863						
		=1 864						
		=1 865						
		=1 866						
		=1 867						
		=1 868						
		=1 869						
		=1 870						
		=1 871						
		=1 872						
		=1 873						
		=1 874						
		=1 875						
		=1 876						
		=1 877						
		=1 878						
		=1 879		</td				

MCS-51 MACRO ASSEMBLER	APPNOTE1	10/19/88	PAGE	11
LOC	OBJ	LINE	SOURCE	
		=1 708		;1B
02BC	02032D	=1 709	JMP NEW_BUF1_IN_END	
		=1 710		
		=1 711		
		=1 712		
		=1 713	LSC_IN_1C:	
		=1 714		;if buffer IC is active then the ;OSC has not yet emptied it and ;all the buffers must be full
02BF	207E20	=1 715	JB BUF1C_ACTIVE,BUFFERS_1_FULL	
		=1 716		
		=1 717		
02C0	75B2B0	=1 718	MOV DFL,*LOW(BUF1B_STRT_ADDR) - 3	
02C5	75B300	=1 719	MOV DFH,*HIGH(BUF1B_STRT_ADDR)	
		=1 720		;setup DPTR to point at the ;beginning of buffer 1B (first byte ;should contain number of bytes
		=1 721		,load acc with byte count for MOVX
02CB	E57F	=1 722	INC DPTR	
		=1 723	MOV A,IN_BYTECOUNT	
		=1 724		,store byte count at first byte of
02CA	F0	=1 725	MOVX @DPTR,A	buffer 1B
		=1 726		,DPTR now points to where the ,destination address should be
02CB	A3	=1 727	INC DPTR	
		=1 728	MOV A,GSC_DEST_ADDR	,get stored destination address
02CC	E57D	=1 729	MOVX @DPTR,A	;store destination addr in XRAM
02CE	F0	=1 730	INC DPTR	,DPTR now points to where source
		=1 731	MOV A,GSC_SRC_ADDR	;address should be stored
02CF	A3	=1 732	MOVX @DPTR,A	;get stored source address
02D0	E57C	=1 733	INC DPTR	;store destination addr in XRAM
02D2	F0	=1 734	MOVX @DPTR,A	;indicate that BUF1C has data to
02D3	D27D	=1 735	SETB BUF1B_ACTIVE	;be output by the GSC and that the
		=1 736		;LSC has moved on to the next
		=1 737		;buffer
		=1 738		,set flags to indicate that the
		=1 739	CLR LSC_IN_LSB	;current input buffer (for LSC)
		=1 740	SETB LSC_IN_MSB	;is IC
		=1 741		
		=1 742		
		=1 743		
		=1 744		
		=1 745		
		=1 746		
		=1 747		
02D5	C278	=1 748	CLR LSC_IN_LSB	
02D7	D279	=1 749	SETB LSC_IN_MSB	
		=1 750	JMP NEW_BUF1_IN_END	
02D9	757B03	=1 751	MOV LSC_INPUT LOW,*LOW(BUF1C_STRT_ADDR)	
02DC	757A01	=1 752	MOV LSC_INPUT_HIGH,*HIGH(BUF1C_STRT_ADDR)	
		=1 753		,load starting address of buffer
		=1 754		;IC
		=1 755		
02DF	02032D	=1 756		
		=1 757		
		=1 758	BUFFERS_1_FULL:	
		=1 759		;if the buffers are full, the pgm
		=1 760		;will be locked in the LSC service
02E2	12032E	=1 761	CALL IRET	
		=1 762		

270720-27

MCS-51 MACRO ASSEMBLER	APPNOTE1	10/19/88	PAGE	12
LOC	OBJ	LINE	SOURCE	
		=1 743	; routine in an "interrupt in	
		=1 744	; progress" mode. If the DMA then	
		=1 745	; frees up a buffer, the interrupt	
		=1 746	; routine cannot clear the buffer	
		=1 747	; active bit until the interrupt	
		=1 748	(EGSTV/EGSTE) is serviced	
02E9 80AF		=1 770	JMP NEW_BUFFER1_IN	; continue scanning active buffers
		=1 771		, until one is freed up
		=1 772		
		=1 773	LSC_IN_ID_1A:	
		=1 774		
02E7 207B23		=1 775	JB LSC_IN_LSB,LSC_IN_1A	; if LSC_IN = 11 then next buffer
		=1 776		; next buffer is 1A
		=1 777		
		=1 778	LSC_IN_1D:	
		=1 779		
02EA 207FF5		=1 780	JB BUF1D_ACTIVE,BUFFERS_1_FULL	; if buffer ID is active then the
		=1 781		; GSC has not yet emptied it and
		=1 782		; all the buffers must be full
		=1 783	MOV DPL,#LOW (BUF1C_STRT_ADDR) - 3	
02ED 75B200	02F0 75B301	=1 784	MOV DPH,#HIGH (BUF1C_STRT_ADDR)	; setup DPTR to point at the
		=1 785	MOV DPTR,A	; beginning of buffer 1C (first byte
		=1 786		; should contain number of bytes
		=1 787		
02F3 E57F		=1 788	MOV A,IN_BYTE_COUNT	; load acc with byte count for MDVX
		=1 789	MDVX EDPTR,A	
02F5 F0		=1 790		; store byte count at first byte of
		=1 791	MDVX EDPTR,A	; buffer 1C
		=1 792		
		=1 793	INC DPTR	; DPTR now points to where the
02F6 A3		=1 794		; destination address should be
		=1 795	INC DPTR	
		=1 796	MOV A,GSC_DEST_ADDR	; get stored destination address
02F7 E57D		=1 797	MDVX EDPTR,A	; store destination addr in XRAM
02F9 F0		=1 798		
		=1 799	MDVX EDPTR,A	; DPTR now points to where source
02FA A3		=1 800	INC DPTR	; address should be stored
		=1 801		
02FB E57C		=1 802	INC DPTR	
		=1 803	MOV A,GSC_SRC_ADDR	; get stored source address
02FD F0		=1 804	MDVX EDPTR,A	; store destination addr in XRAM
		=1 805		
02FE D27E		=1 806	SETB BUF1C_ACTIVE	; indicate that BUF1C has data to
		=1 807		; be output by the GSC and that the
		=1 808		; LSC has moved on to the next
		=1 809		; buffer
		=1 810		
		=1 811		
0300 D278	0302 D279	=1 812	SETB LSC_IN LSB	; set flags to indicate that the
		=1 813	SETB LSC_IN NSB	; current input buffer (for LSC)
		=1 814		; is 1D
		=1 815		
0304 757B33		=1 816	MOV LSC_INPUT_L LOW, #LOW (BUF1D_STRT_ADDR)	
		=1 817		

MCS-51 MACRO ASSEMBLER				APPNOTE1	10/19/88	PAGE	13	
LOC	OBJ	LINE	SOURCE					
0307 757A01		=1 818 =1 819 =1 820 =1 821 =1 822 =1 823 =1 824 =1 825 =1 826 =1 827 =1 828 =1 829 =1 830 =1 831 =1 832 =1 833 =1 834 =1 835 =1 836 =1 837 =1 838 =1 839 =1 840 =1 841 =1 842 =1 843 =1 844 =1 845 =1 846 =1 847 =1 848 =1 849 =1 850 =1 851 =1 852 =1 853 =1 854 =1 855 =1 856 =1 857 =1 858 =1 859 =1 860 =1 861 =1 862 =1 863 =1 864 =1 865 =1 866 =1 867 =1 868 =1 869 =1 870 =1 871 =1 872		MDV LSC_INPUT_HIGH #HIGH (BUF1A_Start_ADDR) ;load starting address of buffer ,1A JMP NEW_BUF1_IN_FND				
030D 207CD2			JB BUF1A_ACTIVE, BUFFERS_1_FULL					
0310 75B2E0			MOV DPL #10W (BUF1D_Start_ADDR)	3				
0313 75B301			MOV DP1H #HIGH (BUF1D_Start_ADDR)					
0316 E57F			MOV A, IN_BYTE_COUNT					
0318 F0			MOVX @DPTR, A					
0319 A3			INC DPTR					
031A E57D			MOV A, GSC_DEST_ADDR					
031C F0			MOVX @DPTR, A					
031D A3			INC DPTR					
031E E57C			MOV A, GSC_SRC_ADDR					
0320 F0			MOVX @DPTR, A					
0321 D27F			SETB BUF1D_ACTIVE					
0323 C27B			CLR LSC_IN_LSB					
0325 C279			CLR LSC_IN_MSB					
0327 757B03			MDV LSC_INPUT_LOW #LOW (BUF1A_Start_ADDR)					
032A 757A00			MDV LSC_INPUT_HIGH #HIGH (BUF1A_Start_ADDR)					
032D 22			NEW_BUF1_IN_END:					
			RET					
			IRET					

MCS-51 MACRO ASSEMBLER	APPNOT1	LINE	SOURCE		PAGE	14
LOC OBJ					10/19/88	
032E 32	=1	873	RETI			
	=1	874	NEW_BUFFER1_OUT:	;re-enable interrupts		
	=1	875				
032F 30D903	=1	876	JNB TEN_SECOND_TEN_CHECK	;do not start another transmission ;if one is in progress (signified ;by TEN = 1) but this should never ;happen		
	=1	877				
	=1	878	TRANSMISSION_IN_PROGRESS	;do not start a new GSC limit if one ;is currently in progress		
0332 0203AF	=1	880	JMP NOTHING_FOR_GSC			
	=1	882				
	=1	883	SECOND_TEN_CHECK	;second one in case interrupt ;occurs during previous test		
	=1	885	JB TEN_TRANSMISSION_IN_PROGRESS			
0335 20D9FA	=1	886				
	=1	887				
	=1	888	JB GSC_OUT_MSB,GSC_OUT_IC_1D	;if GSC_OUT_MSB = 1 then current ;buffer is IC or ID		
033B 207B37	=1	889				
	=1	890	JB GSC_OUT_LSB,GSC_OUT_1B	;if GSC_OUT = 01B then current ;buffer is 1B		
033B 207A1A	=1	891				
	=1	892				
	=1	893	GSC_OUT_1A	;if GSC_OUT = OOB then the buffer ;is 1A		
033E 307C6E	=1	894				
	=1	895	JNB BUF1A_ACTIVE,NOTHING_FOR_GSC	;if buffer 1A is not active then ;the LSC has not yet filled it ;since the GSC emptied it last		
	=1	896				
	=1	897				
	=1	898				
0341 900000	=1	900	MOV DPTR,#(BUF1A_STRT_ADDR) -3	;load DPTR with address of byte ;that holds byte count for 1A		
	=1	901				
	=1	902				
	=1	903				
0344 E0	=1	904	MOVX A,@DPTR	;get byte count for buffer 1A		
	=1	905				
0345 F5E2	=1	906	MOV BCRL0,A	;load DMA byte count with length ;of message to transmit		
	=1	907				
	=1	908				
0347 75E300	=1	909	MOV BCRHO,#0	;insure high byte count = 0 ;(should already be 0)		
	=1	910				
	=1	911				
034A A3	=1	912	INC DPTR	;DPTR now points at dest addr		
	=1	913				
034B 8562A2	=1	914	MOV SARLO,DPL	;source address for start of ;data to send		
034E 8563A3	=1	915	MOV SARHO,DPH			
	=1	916				
	=1	917				
0351 C27B	=1	918	CLR GSC_OUT_MSB	;indicate next output buffer will ;be buffer 1B		
0353 D27A	=1	919	SETB GSC_OUT_LSB			
	=1	920				
	=1	921				
0355 0203A6	=1	922	JMP START_GSC_OUT	,routine that starts transmission		
	=1	923				
	=1	924				
	=1	925	GSC_OUT_1B:	;if GSC_OUT = 01B then the buffer ;is 1B		
	=1	926				
	=1	927				

MCS-51 MACRO ASSEMBLER	APPNOTE1	10/19/88	PAGE	15
LOC	OBJ	LINE	SOURCE	
035B 307D54	=1	92B	JNB BUF1B_ACTIVE, NOTHING_FOR_GSC	; if buffer 1B is not active then ; the LSC has not yet filled it ; since the GSC emptied it last
	=1	92C	MOV DPTR, #BUF1B_STRT_ADDR) -3	; load DPTR with address of byte ; that holds byte count for 1B
035B 70000B0	=1	930		; get byte count for buffer 1B
	=1	931		; load DMA byte count with length ; of message to transmit
	=1	932		; insure high byte count = 0 ; (should already be 0)
	=1	933		; DPTR now points at dest addr
	=1	934		; source address for start of ; data to send
035E EO	=1	935	MOVX A, @DPTR	
035F F5E2	=1	936	INC DPTR	
	=1	937	MOV BCRLO, A	
	=1	938		
	=1	939		
0361 75E300	=1	940	MOV BCRHO, #0	
	=1	941		
	=1	942		
0364 A3	=1	943	INC DPTR	
	=1	944	MOV SARLO, DPL	
0365 85B2A2	=1	945	MOV SARHO, DPH	
0366 85B3A3	=1	946		
	=1	947		
	=1	948		
036B D27B	=1	949	SETB GSC_OUT_MSB	
036D C27A	=1	950	CLR GSC_OUT_LSB	
	=1	951		; indicate next output buffer will ; be buffer 1C
	=1	952		
036F 0203A6	=1	953	JMP START_GSC_OUT	; routine that starts transmission
	=1	954		
	=1	955	GSC_OUT_IC_1D:	
0372 207A1A	=1	956	JB GSC_OUT_LSB, GSC_OUT_1D	
	=1	957		; output buffer will be 1D if ; GSC_OUT = 11B
	=1	958		
	=1	959		
	=1	960		
	=1	961	GSC_OUT_IC:	
	=1	962		; if GSC_OUT = 10B then the buffer ; is IC
0375 307E37	=1	963	JNB BUF1C_ACTIVE, NOTHING_FOR_GSC	; if buffer 1C is not active then ; the LSC has not yet filled it ; since the GSC emptied it last
	=1	964	MOV DPTR, #BUF1C_STRT_ADDR) -3	; load DPTR with address of byte ; that holds byte count for 1C
	=1	965		; get byte count for buffer 1C
	=1	966		; load DMA byte count with length ; of message to transmit
0378 900100	=1	967	MOVX A, @DPTR	; insure high byte count = 0 ; (should already be 0)
	=1	968	INC DPTR	; DPTR now points at dest addr
037B EO	=1	969	MOV BCRLO, A	
037C F5E2	=1	970		
	=1	971		
	=1	972		
	=1	973		
	=1	974		
	=1	975		
037E 75E300	=1	976	MOV BCRHO, #0	
	=1	977		
	=1	978		
03B1 A3	=1	979	INC DPTR	
	=1	980	MOV SARLO, DPL	
03B2 85B2A2	=1	981	MOV SARHO, DPH	
03B5 85B3A3	=1	982		
				; source address for start of
				270720-31

MCS-51 MACRO ASSEMBLER	APPNOTE1	LINE	SOURCE	PAGE	16
LOC OBJ				10/19/88	
		=1 983	: data to send		
038B D27B		=1 984 SETB GSC_OUT_MSB	; indicate next output buffer will		
038A D27A		=1 985 SETB GSC_OUT_LSB	; be buffer ID		
		=1 987	; routine that starts transmission		
038C 0203A6		=1 988 JMP START_GSC_OUT	; if GSC_OUT = 11B then the buffer		
		=1 989 GSC_OUT_ID:	; is 1D		
038F 307F1D		=1 990 JNB BUF1D_ACTIVE, NOTHING_FOR_GSC	; if buffer ID is not active then		
		=1 991	; the LSC has not yet filled it		
		=1 992	; since the GSC empied it last		
		=1 993			
		=1 994			
		=1 995			
		=1 996			
0392 9001B0		=1 997 MDV DPTR, #BUF1D_STRT_ADDR - 3	: load DPTR with address of byte		
		=1 998	; that holds byte count for 1D		
0395 E0		=1 1000 MDVX A, @DPTR	; get byte count for buffer 1D		
0396 F5E2		=1 1001 MDV BCRLO,A	: load DMA byte count with length		
		=1 1002 MDV BCRLO,A	; of message to transmit		
		=1 1003	; insure high byte count = 0		
0398 75E300		=1 1004 MDV BCRHO,#0	; (should already be 0)		
		=1 1005			
		=1 1006			
		=1 1007			
		=1 1008			
039B A3		=1 1009 INC DPTR	; DPTR now points at dest_addr		
		=1 1010			
039C 858242		=1 1011 MDV SARLO,DPL	; source address for start of		
039F 8582A3		=1 1012 MDV SARHO,DPH	; data to send		
		=1 1013			
		=1 1014			
03A2 C27B		=1 1015 CLR GSC_OUT_MSB	: indicate next output buffer will		
03A4 C27A		=1 1016 CLR GSC_OUT_LSB	; be buffer 1A		
		=1 1017	; routine that starts transmission		
		=1 1018 START_GSC_OUT:	; enable GSC transmitter		
03A6 D2D9		=1 1019 SETB TEN	; enable GSC transmit valid (TDN)		
03AB D2CB		=1 1020 SETB EGSTV	; interrupt		
		=1 1021	; enable GSC transmit error int		
03AA D2CD		=1 1022 SETB EGSTE			
		=1 1023			
03AC 439201		=1 1024 ORL DCNO,#01			
		=1 1025 +1 \$INCLUDE (BUF2MGT.SRC)			
		=1 1026 NEW_BUFFER2_IN			
		=1 1027			
		=1 1028			
		=1 1029			
		=1 1030 NOTHING_FOR_GSC:			
03AF 22		=1 1031 RET			
		=1 1032			
		=1 1033			
		=1 1034			
		=1 1035 +1			
		=1 1036			
		=1 1037			

270720-32

MCS-51 MACRO ASSEMBLER	APPNOTE1	LINE	SOURCE	10/19/88	PAGE	17
LOC	OBJ					
		=1 1038	;***** ; This section uses a bit addressable control byte to determine which buffers ; are active (contains data for LSC to output), the last buffer used by the LSC ; for output, and the last buffer used by the GSC for input			
		=1 1039	; The control byte is defined as follows:			
		=1 1040				
		=1 1041				
		=1 1042				
		=1 1043				
		=1 1044				
		=1 1045	00 = BUFFER 2A			
		=1 1046	01 = BUFFER 2B			
		=1 1047	10 = BUFFER 2C			
		=1 1048	11 = BUFFER 2D			
		=1 1049				
		=1 1050				
		=1 1051	LAST_BUFFER_USED ; LAST BUFFER USED BY GSC FOR INPUT ; BY LSC FOR OUTPUT			
		=1 1052				
		=1 1053				
		=1 1054				
		=1 1055				
		=1 1056				
		=1 1057				
		=1 1058				
		=1 1059				
		=1 1060				
		=1 1061				
		=1 1062				
		=1 1063				
		=1 1064				
		=1 1065				
		=1 1066				
		=1 1067				
		=1 1068				
		=1 1069	JB GSC_IN_MSB, GSC_IN_2D_2A ; if GSC_IN_MSB = 1 (2C or 2D), ; then the next buffer to be used			
		=1 1070				
		=1 1071				
		=1 1072				
		=1 1073				
		=1 1074				
		=1 1075				
		=1 1076	GSC_IN_2B: ; if GSC_IN = 00B (only combination ; left) then next buffer to use is ; 2B			
		=1 1077				
		=1 1078				
		=1 1079				
		=1 1080	JB BUF2B_ACTIVE, BUFFERS_2_FULL ; if buffer 2B is active then the ; LSC has not yet emptied it and ; all the buffers must be full			
		=1 1081				
		=1 1082				
		=1 1083				
		=1 1084	MOV DPL, #LOW (BUF2A_SRTR_ADDR) ; setup DPTR to point at the MOV DPH, #HIGH (BUF2A_SRTR_ADDR) ; beginning of buffer 2A (first byte ; should contain number of bytes			
		=1 1085				
		=1 1086				
		=1 1087				
		=1 1088				
		=1 1089	CLR C ; for SUBB			
		=1 1090				
		=1 1091	MOV A, #(MAX_LENGTH) - 2 ; maximum packet length and the ; initial value for BCR1 -2			
		=1 1092				

MCS-51 MACRO ASSEMBLER	APPNOTE1	10/19/88	PAGE	18
LOC	OBJ	LINE	SOURCE	
		=1 1093	; subtracted because first 2 bytes	
		=1 1094	; are the destination and source	
		=1 1095	; addresses	
		=1 1096	; load acc with byte count for MOVX	
03C2 95F2		=1 1097	SUBB A, BCRL1	
03C4 F0		=1 1098	MOVX @DPTR, A	; store byte count at first byte of
		=1 1099		buffer 2A
		=1 1100		; indicate that BUF2A has data to
03C5 D277		=1 1101	SETB BUF2A_ACTIVE	; be output by the LSC and that the
		=1 1102		; GSC has moved on to the next
		=1 1103		; buffer
		=1 1104		; set flags to indicate that the
		=1 1105		current input buffer (for GSC)
		=1 1106		is 2B
03C7 C273		=1 1107	CLR GSC_IN_MSB	
03C9 D272		=1 1108	SETB GSC_IN_LSB	
		=1 1109		; load starting address of buffer
03CB 7579B1		=1 1110	MDV GSC_INPUT_LOW,#LOW (BUF2B_STRT_ADDR)	
03CE 757802		=1 1111	MDV GSC_INPUT_HIGH,#HIGH (BUF2B_STRT_ADDR)	; load starting address of buffer
		=1 1112		
		=1 1113		
03D1 020432		=1 1114		
		=1 1115	JMP NEW_BUF2_IN_END	
		=1 1116		
		=1 1117		
		=1 1118		
		=1 1119	GSC_IN_2C:	
		=1 1120		
03D4 20751B		=1 1121	JB BUF2C_ACTIVE,BUFFERS_2_FULL	; if buffer 2C is active then the
		=1 1122		LSC has not yet emptied it and
		=1 1123		; all the buffers must be full
03D7 7582E0		=1 1124	MDV DPL,#LOW (BUF2B_STRT_ADDR) - 1	
03DA 75B302		=1 1125	MDV DFH,#HIGH (BUF2B_STRT_ADDR)	; setting DPTR to point at the
		=1 1126		; beginning of buffer 2B (first byte
		=1 1127		; should contain number of bytes
		=1 1128		
03DD C3		=1 1129	CLR C	
03DE 7476		=1 1130	MDV A,#(MAX_LENGTH) - 2	
		=1 1131		
		=1 1132		
		=1 1133		
		=1 1134		
		=1 1135		
		=1 1136		
03E0 95F2		=1 1137	SUBB A, BCRL1	
03E2 F0		=1 1138	MOVX @DPTR, A	; store byte count at first byte of
		=1 1139		buffer 2B
03E3 D276		=1 1140		; indicate that BUF2B has data to
		=1 1141		; be output by the LSC and that the
		=1 1142		; GSC has moved on to the next
		=1 1143		; buffer
		=1 1144		
		=1 1145		
		=1 1146		
		=1 1147		

270720-34

MCS-51 MACRO ASSEMBLER	APPNOTE1	PAGE	19
LOC	OBJ	LINE	SOURCE
03E5 C072	=1 D273	=1 114B	CLR GSC_IN_LSB SETB GSC_IN_MSB
03E7 D273	=1	=1 1150	; set flags to indicate that the ; current input buffer (for GSC ; is 2C
03E9 757901	=1	=1 1151	
03EC 757803	=1	=1 1152	MOV GSC_INPUT_LOW, #LOW (BUF2C_STRT_ADDR)
		=1 1153	MOV GSC_INPUT_HIGH, #HIGH (BUF2C_STRT_ADDR)
		=1 1154	; load starting address of buffer ; 2C
03EF 020432	=1	=1 1155	
		=1 1156	
		=1 1157	JMP NEW_BUF2_IN_END
		=1 1158	
		=1 1159	BUFFERS_2_FULL:
		=1 1160	
03F2 712E		=1 1161	CALL IRET
		=1 1162	; if the buffers are full, the pgm ; will be locked in the GSC service
		=1 1163	; routine in an "interrupt in ; progress" mode. If the DMA then
		=1 1164	; frees up a buffer, the interrupt
		=1 1165	; routine cannot clear the buffer ; active bit until the interrupt
		=1 1166	; (EGSRV/EGSRE) is serviced
		=1 1167	
		=1 1168	
03F4 80BA		=1 1169	
		=1 1170	JMP NEW_BUFFER2_IN
		=1 1171	
		=1 1172	
		=1 1173	GSC_IN_2D_2A:
		=1 1174	
03F6 20721E		=1 1175	; if GSC_IN = 11 then next buffer ; next buffer is 2A
		=1 1176	
		=1 1177	
		=1 1178	GSC_IN_2D:
		=1 1179	
03F9 2074FF6		=1 1180	JB BUF2D_ACTIVE, BUFFERS_2_FULL
		=1 1181	
		=1 1182	
03FC 75B2D0		=1 1183	
03FF 75B303		=1 1184	MOV DPL, #LOW (BUF2C_STRT_ADDR) - 1
		=1 1185	MOV DPH, #HIGH (BUF2C_STRT_ADDR)
		=1 1186	; setup DPTR to point at the ; beginning of buffer 2C (first byte
		=1 1187	; should contain number of bytes
		=1 1188	; all the buffers must be full
0402 C3		=1 1189	, for SUBB
		=1 1190	, maximum packet length and the ; initial value for BCR11 ( 2
0403 7476		=1 1191	; subtracted because first 2 bytes ; are the destination and source ; addresses
		=1 1192	
		=1 1193	
		=1 1194	
		=1 1195	
0405 95F2		=1 1196	SUBB A, BCR11
0407 F0		=1 1197	MOVX @DPTR, A
		=1 1198	; store byte count at first byte of ; buffer 2C
		=1 1200	
		=1 1201	, indicate that BUF2C has data to
040B D275		=1 1202	

MCS-51 MACRO ASSEMBLER			APPNOTE1	10/19/88	PAGE	20
LOC	OBJ	LINE	SOURCE			
		=1 1203		; be output by the LSC and that the		
		=1 1204		; GSC has moved on to the next		
		=1 1205		; buffer		
		=1 1206	SETB GSC_IN LSB	; set flags to indicate that the		
		=1 1207	SETB GSC_IN MSB	current input buffer (for GSC)		
		=1 1208		; is 2D		
		=1 1209				
		=1 1210	MDV GSC_INPUT_LOW,#LOW (BUF2D_START_ADDR)			
040E	7579B1	=1 1211	MDV GSC_INPUT_HIGH,#HIGH (BUF2D_START_ADDR)			
0411	757803	=1 1212		; load starting address of buffer		
		=1 1213		,2D		
		=1 1214				
		=1 1215				
0414	020432	=1 1216	JMP NEW_BUF2_IN_END			
		=1 1217	CSC_IN_2A			
		=1 1218				
		=1 1219		; if buffer 2A is active then the		
0417	2077B8	=1 1220	JB BUF2A_ACTIVE,BUFFERS_2_FULL	; LSC has not yet emptied it and		
		=1 1221		; all the buffers must be full		
		=1 1222				
		=1 1223				
041A	7582B0	=1 1224	MDV DPL,#LOW (BUF2D_START_ADDR)-1	setup DPTR to point at the		
041D	7583C3	=1 1225	MDV DPH,#HIGH (BUF2D_START_ADDR)	beginning of buffer 2D (first byte		
		=1 1226		; should contain number of bytes		
		=1 1227		; for SUBB		
		=1 1228				
0420	C3	=1 1229	CLR C			
		=1 1230				
0421	7476	=1 1231	MOV A,#(MAX_LENGTH)-2	maximum packet length and the		
		=1 1232		initial value for BCRL1 ( 2		
		=1 1233		subtracted because first 2 bytes		
		=1 1234		are the destination and source		
		=1 1235		addresses		
0423	95F2	=1 1236	SUBB A,BCRL1	; load acc with byte count for MDVX		
		=1 1237	MDVX EDPTR,A	; store byte count at first byte of		
0425	F0	=1 1238		; buffer 2A		
		=1 1239				
		=1 1240				
		=1 1241				
0426	D274	=1 1242	SETB BUF2D_ACTIVE	indicate that BUF2D has data to		
		=1 1243		be output by the LSC and that the		
		=1 1244		GSC has moved on to the next		
		=1 1245		; buffer		
0428	C272	=1 1246	CLR GSC_IN LSB	; set flags to indicate that the		
042A	C273	=1 1247	CLR GSC_IN MSB	current input buffer (for GSC)		
		=1 1248		; is 2A		
		=1 1249				
		=1 1250				
042C	757901	=1 1251	MDV GSC_INPUT_LOW,#LOW (BUF2A_START_ADDR)			
042F	757802	=1 1252	MDV GSC_INPUT_HIGH,#HIGH (BUF2A_START_ADDR)			
		=1 1253		; load starting address of buffer		
		=1 1254		,2A		
		=1 1255				
		=1 1256				
		=1 1257	NEW_BUF2_IN_END:			

MCS-51 MACRO ASSEMBLER	APPNOTE1	SOURCE	10/19/88	PAGE	21
LOC OBJ	LNE				
0432 8379D2	=1 1258	MOV DARH1,GSC_INPUT_LOW	; load DMA destination address		
0435 837BD3	=1 1259	MOV DARH1,GSC_INPUT_HIGH	; registers with starting address		
	=1 1260		; of current buffer area		
	=1 1261				
043B 75F300	=1 1263	MOV BCRH1,#0			
043B 75F278	=1 1264	MOV BCRL1,#MAX_LENGTH	; load DMA byte count with packet		
043E 22	=1 1265		; length		
	=1 1266	RET			
	=1 1267				
	=1 1268				
	=1 1269				
	=1 1270	NEW_BUFFER2_DUT:			
043F 306EE03	=1 1271	JNB LSC_ACTIVE,SECOND_LSC_CHECK	; do not start another transmission		
	=1 1272		; if one is in progress (signified		
	=1 1273		; by LSC_ACTIVE = 1) but this		
	=1 1274		; should never happen		
	=1 1275				
0442 0204A9	=1 1276	LSC_XMIT_IN_PROGRESS.	; do not start a new LSC xmit if one		
	=1 1277	JMP NOTHING_FOR_LSC	; is currently in progress		
	=1 1278				
0445 206EEFA	=1 1280	SECOND_LSC_CHECK.	; second one in case interrupt		
	=1 1281	JB LSC_ACTIVE,LSC_XMIT_IN_PROGRESS	; occurs during previous test		
	=1 1282				
044B 20712B	=1 1283	JB LSC_OUT_MSB,LSC_OUT_2C_2D	; if LSC_OUT_MSB = 1 then current		
	=1 1284		; buffer is 2C or 2D		
	=1 1285				
044B 207014	=1 1286	JB LSC_OUT_LSB,LSC_OUT_2B	; if LSC_OUT = 01B then current		
	=1 1287		; buffer is 2B		
	=1 1288				
	=1 1289	LSC_OUT_2A:			
	=1 1290				
044E 30775B	=1 1291	LSC_OUT_2A:	; show that LSC is in the process of		
	=1 1292	JNB BUF2A_ACTIVE,NOTHING_FOR_LSC	; doing a transmission		
	=1 1293				
	=1 1294				
	=1 1295				
0451 D26E	=1 1296	SETB LSC_ACTIVE			
	=1 1297				
	=1 1298				
0453 900200	=1 1299	MOV DPTR,* (BUF2A_STRT_ADDR) - 1	; load DPTR with address of byte		
	=1 1300		; that holds byte count for 2A		
	=1 1301				
0456 E0	=1 1302	MOVX A,@DPTR	; get byte count for buffer 2A		
	=1 1303				
0457 F575	=1 1304	MOV LSC_OUT_COUNTER,A	; load LSC byte counter with length		
	=1 1305		; of message to transmit		
	=1 1306				
0459 0575	=1 1307	INC LSC_OUT_COUNTER	; incremented because the counter		
	=1 1308		; is first decremented before being		
	=1 1309		; tested (DJNZ) when LSC begins to		
	=1 1310		; output data		
	=1 1311				
	=1 1312				

MCS-51 MACRO ASSEMBLER APPNOT1				10/19/88	PAGE 22
LOC	OBJ	LINE	SOURCE		
043B C271		=1 1313 CLR LSC_DUT_MSB	; indicate next output buffer will		
045D D270		=1 1314 SETB LSC_DUT_LSB	; be buffer 2B		
		=1 1315			
		=1 1316			
045F 02049E		=1 1317 JMP START_LSC_DOUT	;routine that starts transmission		
		=1 1318 LSC_DOUT_2B:	; if LSC_DOUT = 01B then the buffer		
		=1 1319	; is 2B		
0462 307644		=1 1320 JNB BUF2B_ACTIVE, NOTHING_FOR_LSC	; if buffer 2B is not active then		
		=1 1321	; the GSC has not yet filled it		
		=1 1322	;since the LSC emptied it last		
		=1 1323			
		=1 1324			
		=1 1325			
0465 D26E		=1 1326 SETIB LSC_ACTIVE	;show that LSC is in the process of		
		=1 1327	;doing a transmission		
		=1 1328	;load DPTR with address of byte		
		=1 1329 MOV DPTR, #BUF2B_STRT_ADDR - 1	;that holds byte count for 2B		
0467 900280		=1 1330			
		=1 1331			
046A E0		=1 1332 MOVX A, @DPTR	.get byte count for buffer 2B		
		=1 1333	.load LSC byte counter with length		
046B F575		=1 1334 MOV LSC_DOUT_COUNTER,A	;of message to transmit		
		=1 1335			
		=1 1336			
046D 0575		=1 1337 INC LSC_DOUT_COUNTER	;incremented because the counter		
		=1 1338	;is first decremented before being		
		=1 1339	;tested (DNZ) when LSC begins to		
		=1 1340	;output data		
046F D271		=1 1341 SETB LSC_DOUT_MSB			
0471 C270		=1 1342 CLR LSC_DOUT_LSB			
		=1 1343			
		=1 1344			
		=1 1345			
0473 02049E		=1 1346 JMP START_LSC_DOUT	;routine that starts transmission		
		=1 1347 LSC_DOUT_2C_2D:			
		=1 1348			
0476 207014		=1 1349 JB LSC_DOUT_LSB, LSC_DOUT_2D	; if LSC_DOUT = 11B then current		
		=1 1350	;buffer is 2D		
		=1 1351			
		=1 1352			
		=1 1353			
		=1 1354 LSC_DOUT_2C:			
		=1 1355			
0479 30752D		=1 1356 JNB BUF2C_ACTIVE, NOTHING_FOR_LSC	; if buffer 2C is not active then		
		=1 1357	;the GSC has not yet filled it		
		=1 1358	;since the LSC emptied it last		
		=1 1359			
047C D26E		=1 1360 SETIB LSC_ACTIVE	;show that LSC is in the process of		
		=1 1361	;doing a transmission		
		=1 1362	;load DPTR with address of byte		
047E 900300		=1 1363 MOV DPTR, #BUF2C_STRT_ADDR - 1	;that holds byte count for 2C		
		=1 1364			
		=1 1365			
		=1 1366			
0481 E0		=1 1367 MOVX A, @DPTR	.get byte count for buffer 2C~		

270720-38

MCS-51 MACRO ASSEMBLER	APPNOTE1	10/19/88	PAGE	23	
LOC	OBJ	LINE	SOURCE		
04B2 F575		=1 1348 =1 1369 =1 1370 =1 1371 =1 1372 =1 1373 =1 1374 =1 1375 =1 1376 =1 1377 =1 1378 =1 1379 =1 1380 =1 1381 =1 1382 =1 1383 =1 1384 =1 1385 =1 1386 =1 1387 =1 1388 =1 1389 =1 1390 =1 1391 =1 1392 =1 1393 =1 1394 =1 1395 =1 1396 =1 1397 =1 1398 =1 1399 =1 1400 =1 1401 =1 1402 =1 1403 =1 1404 =1 1405 =1 1406 =1 1407 =1 1408 =1 1409 =1 1410 =1 1411 =1 1412 =1 1413 =1 1414 =1 1415 =1 1416 =1 1417 =1 1418 =1 1419 =1 1420 =1 1421 =1 1422		; load LSC byte counter with length ; of message to transmit ; incremented because the counter ; is first decremented before being ; tested (DJNZ) when LSC begins to ; output data  ; indicate next output buffer will ; be buffer 2D  ; routine that starts transmission ; if LSC_DUT = 11B then the buffer ; is 2D  ; if buffer 2D is not active then ; the GSC has not yet filled it ; since the LSC emptied it last ; show that LSC is in the process of ; doing a transmission  ; load DPTR with address of byte ; that holds byte count for 2D  ; get byte count for buffer 2A  ; load LSC byte counter with length ; of message to transmit ; incremented because the counter ; is first decremented before being ; tested (DJNZ) when LSC begins to ; output data  ; indicate next output buffer will ; be buffer 2B  ; routine that starts transmission ; DPTR now points at the destination ; address that was received ; DPTR now points at the source ; address that was received ; DPTR now points at the first data ; byte received  ; address for start of data for LSC	
04B4 0575		INC LSC_DUT_COUNTER			
04B6 D271		SETB LSC_DUT_MSB			
04B8 D270		SETB LSC_DUT_LSB			
04BA 02049E		JMP START_LSC_DUT			
04BD 307419		LSC_DUT_2D:			
0490 D26E		JNB BUF2D_ACTIVE, NOTHING_FOR_LSC			
0492 9000380		MDV DPTR,#(BUF2D_STRT_ADDR) -1			
0495 E0		MDVX A,@DPTR			
0496 F575		MDV LSC_DUT_COUNTER,A			
049B 0575		INC LSC_DUT_COUNTER			
049A C271		CLR LSC_DUT_MSB			
049C C270		CLR LSC_DUT_LSB			
049E A3		START_LSC_DUT:			
049F A3		INC DPTR			
04AO A3		INC DPTR			
04A1 B5B277		MDV LSC_OUTPUT_LOW_DPL			
04A4 B5B376		MDV LSC_OUTPUT_HIGH_DPH			



MCS-51 MACRO ASSEMBLER	APPNOTE1	10/19/88	PAGE	24
LOC	OBJ	LINEN	SOURCE	
		=1 1423	; to send	
		=1 1424		
		=1 1425	SETB TI	; set interrupt flag to start
		=1 1426		; transmitting when main program is
		=1 1427		; returned to
		=1 1428		
		=1 1429	NOTHING_FOR_LSC:	
		=1 1430	RET	
		=1 1431		
		=1 1432		
		=1 1433		
		=1 1434	\$INCLUDE (XMITVAL..SRC)	
		=1 1435	GSC_VALID_XMIT:	
		=1 1436		
		=1 1437	PUSH DPL	
		=1 1438	PUSH DPH	
		=1 1439	PUSH ACC	
		=1 1440	PUSH PSM	
		=1 1441		
		=1 1442		
		=1 1443	*****	
		=1 1444	; DISABLE_TRANSMIT_INTERRUPTS	
		=1 1445	*****	
		=1 1446		
		=1 1447	CLR EGSTV	; clear valid interrupt enable
		=1 1448		; clear error interrupt enable
		=1 1449	CLR EGSTE	
		=1 1450		
		=1 1451	CLEAR_ACTIVE_BUFFER:	
		=1 1452		
		=1 1453	JB GSC_DUT_MSB, CLEAR_ACTIVE_1B_1C	
		=1 1454		
		=1 1455	JB GSC_DUT_MSB, CLEAR_ACTIVE_1B_1C	; if GSC_DUT_MSB = 1 then
		=1 1456		; previous used buffer for GSC
		=1 1457		; must have been 1B or 1C
		=1 1458		
		=1 1459	JB GSC_DUT_LSB, CLEAR_ACTIVE_1A	
		=1 1460		
		=1 1461	CLEAR_ACTIVE_1D:	
		=1 1462		
		=1 1463	JB FIRST_GSC_DUT, END_CLEAR_ACTIVE_DUT	
		=1 1464		
		=1 1465		
		=1 1466	CLR BUF1D_ACTIVE	
		=1 1467		
		=1 1468	JMP END_CLEAR_ACTIVE_DUT	
		=1 1469		
		=1 1470		
		=1 1471		
		=1 1472		
		=1 1473		
		=1 1474		
		=1 1475		
		=1 1476		
		=1 1477	CLEAR_ACTIVE_1A:	

270720-40

MCS-51 MACRO ASSEMBLER APPNOTE1			10/19/88	PAGE	25
LOC	OBJ	LINE	SOURCE		
04C4 C27C		=1 1478 =1 1479 =1 1480 =1 1481 =1 1482 =1 1483 =1 1484 =1 1485 =1 1486 =1 1487 =1 1488 =1 1489 =1 1490 =1 1491 =1 1492 =1 1493 =1 1494 =1 1495 =1 1496 =1 1497 =1 1498 =1 1499 =1 1500 =1 1501 =1 1502 =1 1503 =1 1504 =1 1505 =1 1506 =1 1507 =1 1508 =1 1509 =1 1510 =1 1511 =1 1512 =1 1513 =1 1514 =1 1515 =1 1516 =1 1517 =1 1518 =1 1519 =1 1520 =1 1521 =1 1522 =1 1523 =1 1524 =1 1525 =1 1526 =1 1527 =1 1528 =1 1529 +1	<code>CLR BUF1A_ACTIVE</code> <code>CLR FIRST_GSC_DOUT</code> <code>JMP END_CLEAR_ACTIVE_DOUT</code> <code>CLEAR_ACTIVE_1B_1C:</code> <code>JB GSC_DOUT_LSB,CLEAR_ACTIVE_1C</code> <code>JMP END_CLEAR_ACTIVE_1B:</code> <code>CLEAR_ACTIVE_1C:</code> <code>CLR BUF1B_ACTIVE</code> <code>JMP END_CLEAR_ACTIVE_DOUT</code> <code>CLEAR_ACTIVE_1C:</code> <code>CLR BUF1C_ACTIVE</code> <code>JMP END_CLEAR_ACTIVE_DOUT</code> <code>END_CLEAR_ACTIVE_DOUT:</code> <code>CALL NEW_BUFFER1_DOUT</code> <code>; RETURN TO MAIN PROGRAM LOOP</code> <code>MOV TCDCNT, #0</code> <code>POP PSM</code> <code>POP ACC</code> <code>POP DPH</code> <code>POP DPL</code> <code>RET1</code> <code>\$INCLUDE ('XMITERR.SRC')</code> <code>GSC_ERROR_XMIT:</code> <code>; SFRs that were saved</code> <code>; clear collision counter</code> <code>; include collision counter</code> <code>; SFRs that were saved</code> <code>; ****</code>		
04CB 207AC5					
04CE C27D					
04D0 0204D5					
04D3 C27E					
04D7 75D4D0					
04DA D0D0					
04DC D0E0					
04DE D0E3					
04E0 D0E2					
04E2 32					

MCS-51 MACRO ASSEMBLER			APPNOTE:	10/19/88	PAGE:	26
LOC	OBJ	LINE	SOURCE			
		=1 1533	; STOP DMA CHANNEL			
		=1 1534	;*****			
		=1 1535	ANL DCNO. #0FEH			
		=1 1536	; clear GO bit			
		=1 1537	PUSH DPL			
		=1 1538	PUSH DPH			
		=1 1539	PUSH ACC			
		=1 1540	PUSH PSW			
		=1 1541	; SFRs to save before servicing			
		=1 1542	; interrupt			
		=1 1543				
		=1 1544				
		=1 1545	UR_ERROR:			
		=1 1546	JNB UR, NDACK_ERROR			
		=1 1547	; see if error caused by			
		=1 1548	; underrun			
		=1 1549	MOV ERROR_POINTER, #UR_COUNTER			
		=1 1550	; load pointer with beginning			
		=1 1551	; address of UR counter			
		=1 1552	JMP GSC_ERROR_XMIT_END			
		=1 1553				
		=1 1554	NDACK_ERROR:			
		=1 1555	JNB NDACK, TCDT_ERROR			
		=1 1556	; see if error caused by			
		=1 1557	; NDACK			
		=1 1558	MOV ERROR_POINTER, #NDACK_COUNTER			
		=1 1559	; load pointer with beginning			
		=1 1560	; address of NDACK counter			
		=1 1561	JMP GSC_ERROR_XMIT_END			
		=1 1562				
		=1 1563	TCDT_ERROR:			
		=1 1564	MOV ERROR_POINTER, #TCDT_COUNTER			
		=1 1565	; TCDT is only error left			
		=1 1566	GSC_ERROR_XMIT_END:			
		=1 1567				
		=1 1568	; ****			
		=1 1569	RE-INITIALIZE DMA			
		=1 1570	; ****			
		=1 1571	; LOG FAILURE			
		=1 1572	; ****			
		=1 1573	CALL INCREMENT_COUNTER			
		=1 1574				
		=1 1575	; ****			
		=1 1576	RE-INITIALIZE DMA			
		=1 1577	; ****			
		=1 1578	; ****			
		=1 1579				
		=1 1580	MOV A, BUFFER1_CONTROL			
		=1 1581				
		=1 1582	; mask off all bits except			
		=1 1583	; current buffer indicator			
		=1 1584	; if current buffer is not 1A			
		=1 1585	; check for next buffer			
		=1 1586				
0504	E50F		CJNE A, #00, BUFFER1B_RELOAD			
0506	B40012					

270720-42

MCS-51 MACRO ASSEMBLER	APPNOT1	10/19/88	PAGE	27
LOC OBJ	LINE	SOURCE		
0509 75A203	=1 1588 =1 1589 =1 1590 =1 1591 =1 1592 =1 1593 =1 1594 =1 1595 =1 1596 =1 1597 =1 1598 =1 1599 =1 1600 =1 1601 =1 1602 =1 1603 =1 1604 =1 1605 =1 1606 =1 1607 =1 1608 =1 1609 =1 1610 =1 1611 =1 1612 =1 1613 =1 1614 =1 1615 =1 1616 =1 1617 =1 1618 =1 1619 =1 1620 =1 1621 =1 1622 =1 1623 =1 1624 =1 1625 =1 1626 =1 1627 =1 1628 =1 1629 =1 1630 =1 1631 =1 1632 =1 1633 =1 1634 =1 1635 =1 1636 =1 1637 =1 1638 =1 1639 =1 1640 =1 1641 =1 1642	MOV SARLO, #LOW (BUF1A_STRT_ADDR) MOV SARHO, #HIGH (BUF1A_STRT_ADDR) ; re-initialize source pointer ; to BUF1A  MOV DPTR, #(BUF1A_STRT_ADDR) -3 ; location that holds BUF1A ; byte count  MOVX A, @DPTR MOV BCRLO, A MOV BCRHO, #0  MOV DPTR, #(BUF1A_STRT_ADDR) -3 ; with number of bytes in BUF1A  JMP START_RETRANSMIT  CJNE A, #04H, BUFFER1B__RELOAD ; if current buffer is not 1B ; check for next buffer  MOV SARLO, #LOW (BUF1B_STRT_ADDR) MOV SARHO, #HIGH (BUF1B_STRT_ADDR) ; re-initialize source pointer ; to BUF1B  MOV DPTR, #(BUF1B_STRT_ADDR) -3 ; location that holds BUF1B ; byte count  MOVX A, @DPTR MOV BCRLO, A MOV BCRHO, #0  MOV DPTR, #(BUF1B_STRT_ADDR) -3 ; with number of bytes in BUF1B  JMP START_RETRANSMIT  CJNE A, #0BH, BUFFER1C__RELOAD ; if current buffer is not 1C ; check for next buffer  MOV SARLO, #LOW (BUF1C_STRT_ADDR) MOV SARHO, #HIGH (BUF1C_STRT_ADDR) ; re-initialize source pointer ; to BUF1C  MOV DPTR, #(BUF1C_STRT_ADDR) -3 ; location that holds BUF1C ; byte count  MOVX A, @DPTR MOV BCRLO, A MOV BCRHO, #0  MOV DPTR, #(BUF1C_STRT_ADDR) -3 ; with number of bytes in BUF1C 		
0512 E0				
0513 F5E2				
0515 75E300				
0518 020554				
051B B40412				
051E 75A2B3				
0521 75A300				
0524 900080				
0527 E0				
0528 F5E2				
052A 75E300				
052D 020554				
0530 B40812				
0533 75A203				
0536 75A301				
0539 900100				
053C E0				
053D F5E2				
053F 75E300				

MCS-51 MACRO ASSEMBLER			APPNDT1	10/19/88	PAGE	28
LOC	OBJ	LINE	SOURCE			
0542 020554		=1 1643	JMP START_RETRANSMIT			
		=1 1644				
		=1 1645	BUFFERID_RELAD			
0545 75A2B3		=1 1646	MOV SARLO,*BLQW (BUF1D_STRT_ADDR)	; re-initialize source pointer		
0548 75A3D1		=1 1647	MOV SARHO,*BHGH (BUF1D_STRT_ADDR)	; to BUF1D		
054B 9001B0		=1 1650				
		=1 1651				
		=1 1652	MOV DPTR,* (BUF1D_STRT_ADDR) -3	; location that holds BUF1D		
		=1 1653				
054E EO		=1 1654	MOV DPTR,* (BUF1D_STRT_ADDR) -3	; byte count		
		=1 1655	MOVX A,@DPTR	; get byte count		
054F F5E2		=1 1656	MOV BCRL0,A			
0551 75E300		=1 1657	MOV BCRH0,#0	, re-initialize byte counter		
		=1 1658		, with number of bytes in BUF1A		
		=1 1659				
		=1 1660				
		=1 1661	START_RETRANSMIT			
		=1 1662				
		=1 1663				
		=1 1664	*****			
		=1 1665	*****			
		=1 1666	*****			
0554 75D400		=1 1667	*****			
		=1 1668	*****			
0557 D2D9		=1 1669	*****			
		=1 1670	*****			
0559 30D9FD		=1 1671	SETB TEN	, clear collision counter		
		=1 1672	JNB TEN,\$			
		=1 1673				
		=1 1674				
		=1 1675				
		=1 1676				
		=1 1677				
055C 4392D1		=1 1678	ORL DCNO,#01	; set GO bit		
055F D050		=1 1679	POP PSW			
0561 D0E0		=1 1680	POP ACC			
0563 D0B3		=1 1681	POP DPH			
0565 D0B2		=1 1682	POP DPL			
0567 32		=1 1683				
		=1 1684	RETI			
		=1 1685				
		=1 1686				
		=1 1687 +1	\$INCLUDE (RECVAL_SRC)			
		=1 1688				
0568 C0B2		=1 1689	PUSH DPL			
056A C0B3		=1 1690	PUSH DH			
056C C0E0		=1 1691	PUSH ACC			
056E C0D0		=1 1692	PUSH PSW			
		=1 1693				
		=1 1694				
		=1 1695				
0570 71B0		=1 1696	CALL NEW_BUFFER2_IN	, save byte count, select next		
		=1 1697		, GSC input buffer, setup next		

270720-44

MCS-51 MACRO ASSEMBLER	APPNOTE1		
LOC	OBJ	LINE	SOURCE
		=1	1698 ;destination address, and
		=1	1699 ;setup new byte count
0572	439301	=1	1700 ORL DCON1,#01 ;set GO bit for DMA 1
0575	D2E9	=1	1702 SETB GREN ;enable receiver
0577	D0D0	=1	1704 PDP PSW
0579	D0E0	=1	1705 POP ACC
057B	D0E3	=1	1706 POP DPH
057D	D0B2	=1	1707 POP DPL
057F	32	=1	1709 ;SFRs that were saved
		=1	1710 RETI ;SFRs to save before servicing
		=1	1711 *INCLUDE '(RECCR SRC)
		=1	1712 GSC_ERROR_REC ;interrupt
0580	C0B2	=1	1713 PUSH DFL
0582	C0B3	=1	1714 PUSH DPH
0584	C0E0	=1	1715 PUSH ACC
0586	C0D0	=1	1716 PUSH PSW
		=1	1717
		=1	1718
		=1	1719
		=1	1720
		=1	1721 **** THIS ROUTINE INCREMENTS THE ERROR COUNT (UPTO 6 BYTES) FOR EACH TYPE
		=1	1722 ; OF ERROR DETECTED BY HARWARE
		=1	1723 **** BECAUSE OTHER ERROR BITS MAY BE SET WHEN OVR IS SET, OVR MUST BE TESTED
		=1	1724 ; BEFORE AE OR CRC. ALSO, IN MOST APPLICATIONS AN ABORT MAY ALSO CAUSE
		=1	1725 ; AN ALIGNMENT ERROR OR CRC ERROR, AND AN ALIGNMENT ERROR MAY CAUSE A CRC
		=1	1726 ; ERROR. THE FOLLOWING SEQUENCE OF CHECKING ERROR BITS SHOULD BE FOLLOWED
		=1	1727 ; TO GET AN ACCURATE TALLY OF THE TYPES OF ERRORS THAT ARE OCCURRING
		=1	1728 ; COMBINATION OF ERROR BITS I HAVE SEEN:
		=1	1729 ; CRCE SET FOR BAD CRC
		=1	1730 ; RCABT AND AE SET FOR RCABT (ALIGNMENT ERROR MAY ALSO EXIST)
		=1	1731 ; BEFORE AE OR CRC. ALSO, IN MOST APPLICATIONS AN ABORT MAY ALSO CAUSE
		=1	1732 ; AN ALIGNMENT ERROR OR CRC ERROR, AND AN ALIGNMENT ERROR MAY CAUSE A CRC
		=1	1733 ; ERROR. THE FOLLOWING SEQUENCE OF CHECKING ERROR BITS SHOULD BE FOLLOWED
		=1	1734 ; TO GET AN ACCURATE TALLY OF THE TYPES OF ERRORS THAT ARE OCCURRING
		=1	1735 ; COMBINATION OF ERROR BITS I HAVE SEEN:
		=1	1736 ; CRCE SET FOR BAD CRC
		=1	1737 ; RCABT AND AE SET FOR RCABT (ALIGNMENT ERROR MAY ALSO EXIST)
		=1	1738 ; AE AND CRC SET FOR ALIGNMENT ERROR (CRC WAS BAD ALSO)
		=1	1739 ; AE AND CRC SET FOR ALIGNMENT ERROR (CRC WAS BAD ALSO)
		=1	1740 ; OVR, AE, CRC AND RFNE SET FOR OVR (THOUGH CRC IS GOOD AND NO AE)
		=1	1741 ; ****
		=1	1742 ; ****
		=1	1743 ; ****
		=1	1744 ;RCABT_CHECK; see if error caused by RCABT
058B	30EE07	=1	1745 JNB RCABT,OVR_CHECK
058B	78F3	=1	1746 MOV ERROR_POINTER,#RCABT_COUNTER
058D	5175	=1	1748 CALL INCREMENT_COUNTER
058F	02D5AA	=1	1750 JMP REC_ERROR_COUNT_END
		=1	1751
		=1	1752

MCS-51 MACRO ASSEMBLER			APPNDT1	10/19/88	PAGE	30
LOC	OBJ	LINE	SOURCE			
0592 30EFF07		=1 1753	DVR_CHECK;			
		=1 1754	; see if error caused by DVR			
0595 7BF9		=1 1755	JNB DVR_CRC_CHECK			
0597 5175		=1 1756	MUV_ERROR_POINTER, #DVR_COUNTER			
		=1 1757	CALL INCREMENT_COUNTER			
		=1 1758				
0599 0205AA		=1 1760	JMP REC_ERROR_COUNT_END			
		=1 1761				
059C 30EC07		=1 1762	CRC_CHECK			
		=1 1763	; see if error caused by CRC_E			
059F 7BE7		=1 1764	JNB CRCE, AE_CHECK			
		=1 1765	MUV_ERROR_POINTER, #CRCE_COUNTER			
05A1 5175		=1 1766	CALL INCREMENT_COUNTER			
05A3 0205AA		=1 1767				
		=1 1768				
		=1 1769	JMP REC_ERROR_COUNT_END			
05A6 7BED		=1 1770	AE_CHECK			
		=1 1771	MUV_ERROR_POINTER, #AE_COUNTER			
05AB 5175		=1 1772	, only error type left			
		=1 1773	CALL INCREMENT_COUNTER			
		=1 1774				
		=1 1775	REC_ERROR_COUNT_END:			
		=1 1776				
		=1 1777	; this is not what I want to do probably. I may need to fool with current			
		=1 1778	; active bit, addressing, byte count or who knows what???			
		=1 1779				
05AA 71B0		=1 1780	CALL NEW_BUFFER2_IN			
05AC 439301		=1 1781	; say what this routine does			
		=1 1782	ORL DCN1, #01			
05AF D2E9		=1 1783	; set GO bit for DMA1			
		=1 1784				
		=1 1785	SETB GREN			
05B1 D0D0		=1 1786	POP PSW			
05B3 D0E0		=1 1787	POP ACC			
05B5 D0B3		=1 1788	POP DPH			
05B7 D0B2		=1 1789	POP DPL			
		=1 1790				
05B9 32		=1 1791	RET1			
		=1 1792				
		=1 1793				
		=1 1794	\$INCLUDE (LSCSERV.SRC)			
		+1 1795	LSC_SERVICE:			
05BA C0B2		=1 1796	PUSH DPL			
05BC C0B3		=1 1797	PUSH DPH			
05BE COEO		=1 1798	PUSH ACC			
05CO COD0		=1 1799	PUSH PSW			
		=1 1800				
		=1 1801	; SFRs to save before servicing			
		=1 1802	INTERRUPT			
05C2 30980C		=1 1803	; jump to LSC transmit service			
		=1 1804	; routine if RI is not set			
05C5 1205DD		=1 1805	, invoke LSC receiver server			
		=1 1806	CALL LSC_RECEIVE			
		=1 1807				

APPENDIX 1					
MCS-51 MACRO ASSEMBLER	LOC	OPCODE	LINE	SOURCE	
05CB D0D0	=1	180B		POP PSW	
05CA D0E0	=1	1809		POP ACC	
05CC D0E3	=1	1810		POP DPH	
05CE D0E2	=1	1811		POP DPL	
05D0 32	=1	1812	RETI		
	=1	1813			; return from interrupt
	=1	1814	XMIT_LSC:		
	=1	1815			
05D1 1205FF	=1	1816	CALL LSC_XMIT		; invoke LSC transmit server
05D4 D0D0	=1	1818	POP PSW		
05D6 D0E0	=1	1819	POP ACC		
05D8 D0E3	=1	1820	POP DPH		
05DA D0E2	=1	1821	POP DPL		
	=1	1822			; SFRs that were saved
05DC 32	=1	1823	RETI		
	=1	1824			; return from interrupt
	=1	1825			
	=1	1826	LSC_RECEIVE:		
	=1	1827			
05DD C298	=1	1828	CLR RI		; clear receiver interrupt bit
05DF 057F	=1	1829	INC IN_BYTE_COUNT		
	=1	1830			; increment RAM location that
	=1	1831			; counts the number of bytes
	=1	1832			; input from LSC
05E1 857BB2	=1	1833	MOV DPL,LSC_INPUT_LOW		
05E4 857AB3	=1	1834	MOV DPH,LSC_INPUT_HIGH		
	=1	1835			; received by LSC will be stored
	=1	1836			
05E7 E599	=1	1837	MOV A,SBUF		
	=1	1838			; get oldest byte LSC has
	=1	1839			; received
05E9 F0	=1	1840	MOVX @DPTR,A		
	=1	1841			; store byte in buffer
05EA A3	=1	1842	INC DPTR		
	=1	1843			; increment buffer address
05EB 85E627B	=1	1844	MOV LSC_INPUT_LOW,DPL		
05EE 85E637A	=1	1845	MOV LSC_INPUT_HIGH,DPH		
	=1	1846			; store incremented address
05F1 B4D0DA	=1	1847			
	=1	1848	CJNE A,#CR,END_LSC_RECEIVE		
	=1	1849			; initialize for next buffer
05F4 057F	=1	1850			; if last character received
	=1	1851			; was an ASCII carriage return
	=1	1852	INC IN_BYTE_COUNT		
	=1	1853			; increment RAM location that
	=1	1854			; counts the number of bytes
05F6 740A	=1	1855	MOV A,#LINE_FEED		
	=1	1856			; insert a line feed after the
	=1	1857			; carriage return for GSC to
	=1	1858			transmit
05FB F0	=1	1859	MOVX @DPTR,A		
	=1	1860			; store byte in buffer
05F9 5196	=1	1861	CALL NEW_BUFFER1_IN		
	=1	1862			; setup for next buffer if



MCS-51 MACRO ASSEMBLER	APPNOT1	LOC	OBJ	LINE	SOURCE	
						; linefeed received
05FB 757F02				=1 1864	MOV IN_BYTE_COUNT, #02	; 2 needed for destination and
				=1 1865		; source address which do not
				=1 1866		increment BYTE_COUNT when
				=1 1867		loaded
				=1 1868		
				=1 1869		
				=1 1870	END_LSC_RECEIVE:	
05FF 22				=1 1871	RET	
				=1 1872		
				=1 1873		
				=1 1874	LSC_XMIT:	
05FF D5750B				=1 1875	DJNZ LSC_OUT_COUNTER, LSC_OUT_NEXT	; continue outputting bytes
				=1 1876		; until counter reaches 0
				=1 1877		
				=1 1878		
0602 12062A				=1 1879	CALL CLR_ACTIVE_OUT	; clear active buffer bit for
				=1 1880		; last buffer used
0605 C26E				=1 1881	CLR LSC_ACTIVE	; indicate that LSC is no longer
				=1 1882		; trying to xmit a packet
				=1 1883		
				=1 1884		
				=1 1885	LSC_XMIT_END:	
0607 C299				=1 1886		
				=1 1887	CLR TI	; clear LSC xmit interrupt bit
0609 22				=1 1888		
				=1 1889	RET	
				=1 1890		
				=1 1891	LSC_OUT_NEXT:	
060A B577B2				=1 1892	MOV DPL,LSC_OUTPUT_LOW	; load DPL with address of
060D B576B3				=1 1893	MOV DPH,LSC_OUTPUT_HIGH	; next byte to xmit
				=1 1894		
				=1 1895		
				=1 1896		
0610 EO				=1 1897	MOVX A,@DPTR	; get next byte
0611 F599				=1 1898	MOV SBUF,A	; load byte into LSC xmitter
0613 A3				=1 1899	INC DPTR	; increment LSC input address
0614 B5B277				=1 1900	MOV LSC_OUTPUT_LOW,DPL	; store incremented address
0617 898376				=1 1901	MOV LSC_OUTPUT_HIGH,DPH	
061A B0EB				=1 1902	JMP LSC_XMIT_END	; return to main program
				=1 1903		
				=1 1904		
				=1 1905		
				=1 1906	\$INCLUDE _DMASERV.SRC	; to get to this point means that a
				=1 1907		; message has been received which is
				=1 1908	DMA1_SERVICE:	; longer than the maximum specified
				=1 1909		; length - MAX_LENGTH (120)
				=1 1910		
				=1 1911	PUSH DPL	; SFRs to save before servicing
061C C0B2				=1 1912	PUSH DPH	
061E C0B3				=1 1913	PUSH ACC	
0620 C0E0				=1 1914	PUSH PSW	
0622 C0D0				=1 1915		
				=1 1916		
				=1 1917		

MCS-51 MACRO ASSEMBLER APPNOTE1				10/19/88	PAGE	33
LOC	OBJ	LINE	SOURCE			
0624	78E1	=1 1918 =1 1919 =1 1920 =1 1921 =1 1922 =1 1923 =1 1924 =1 1925 =1 1926 +1	MOV_ERROR_POINTER #LONG_COUNTER CALL INCREMENT_COUNTER JMP REC_ERROR_COUNT END			
0626	5175		\$INCLUDE (LSCMGT SRC)			
0628	80B0	=1 1927 =1 1928 =1 1929 =1 1930 =1 1931 =1 1932 =1 1933 =1 1934 =1 1935 =1 1936 =1 1937 =1 1938 =1 1939 =1 1940 =1 1941 =1 1942 =1 1943 =1 1944 =1 1945 =1 1946 =1 1947 =1 1948 =1 1949 =1 1950 =1 1951 =1 1952 =1 1953 =1 1954 =1 1955 =1 1956 =1 1957 =1 1958 =1 1959 =1 1960 =1 1961 =1 1962 =1 1963 =1 1964 =1 1965 =1 1966 =1 1967 =1 1968 =1 1969	CLR_ACTIVE_OUT JB LSC_OUT_MSB CLR_ACT_2B_2C ;if LSC_OUT_MSB = 1B, buffer just ;emptied must be 2B or 2C CLR_ACT_2A_2D JNB LSC_OUT_LSB CLR_ACT_2D ;if LSC_OUT = 00B, buffer just ;emptied is 2D CLR_ACT_2A: CLR_BUFA_ACTIVE RET CLR_ACT_2D: CLR_BUFD_ACTIVE RET CLR_ACT_2B: JB LSC_OUT_LSB CLR_ACT_2C ;if LSC_OUT = 11B then buffer ;just emptied must be 2C CLR_ACT_2B: CLR_BUFB_ACTIVE RET CLR_BUFC_ACTIVE RET END			
062A	207109					
062D	307003					
0630	C277					
0632	22					
0633	C274					
0635	22					
0636	207003					
0639	C276					
063B	22					
063C	C275					
063E	22					

270720-49

NAME	TYPE	VALUE	ATTRIBUTES AND REFERENCES
AC	NUMB	00B6H	A 15# 1439 1523 1540 1681 1692 1706 1716 1788 1799 1809 1820 1915
ACC	NUMB	00E0H	A 383 499#
ADDRESS_DETERMINATION	C ADDR	0243H	A 395H A 43# 469
ADRO	NUMB	0045H	A 43#
ADR1	NUMB	0085H	A 47#
ADR2	NUMB	00C5H	A 52#
ADR3	C ADDR	05A5H	A 1763 1771#
AE_CHECK	D ADDR	229#	C 232 1772
AE_COUNTER	D ADDR	00EDH	A 15B#
AE	NUMB	00D5H	A 57#
AMSK0	NUMB	00E5H	A 62#
AMSK1	NUMB	00F0H	A 16#
B	NUMB	0094H	A 3B# 442
BAUD	NUMB	00E3H	A 60# 910 940 976 1006 1599
BCRHO	NUMB	00E2H	A 65# 460 1263
BCRM1	NUMB	00E2H	A 55# 907 937 973 1003 1598 1619 1640 1658
BCRL0	NUMB	00F2H	A 64# 1097 1138 1197 1237 1264
BKOFF	B ADDR	00C4H	A 5#
BUFA1_ACTIVE	B ADDR	002FH	A 297# 300 397 676 826 978 147#
BUFA1_STRT_ADDR	B ADDR	002FH	A 542 543 673 863 864 902 1588 1589 1593
BUFB1_ACTIVE	B ADDR	002FH	A 254# 297 400 668 743 928 147#
BUFB1_STRT_ADDR	B ADDR	0083H	A 251# 294 403 715 808 964 1502
BUFC1_ACTIVE	B ADDR	002FH	A 152# 752 753 784 785 968 1620 1631 1635
BUFC1_STRT_ADDR	B ADDR	0103H	A 288# 91 106 150 154 994 1471
BUFD1_ACTIVE	B ADDR	0183H	A 186# 817 818 830 831 998 1648 1649 1653
BUFD1_STRT_ADDR	B ADDR	018EH	A 316# 319 409 1102 1220 1273 1939
BUFF2_ACTIVE	B ADDR	0201H	A 190# 471 472 1084 1085 1251 1292 1300
BUFF2_STRT_ADDR	B ADDR	002FH	A 319# 322 412 1080 1143 1322 1957
BUFF2B_ACTIVE	B ADDR	0281H	A 152# 1111 1112 1125 1126 1329
BUFF2B_STRT_ADDR	B ADDR	002EH	A 322# 325 415 1121 1202 1557 1964
BUF2C_ACTIVE	B ADDR	0301H	A 1152 1153 1184 1185 1364
BUF2C_STRT_ADDR	B ADDR	002EH	A 325# 328 418 1180 1242 1386 1946
BUFD2_ACTIVE	B ADDR	0381H	A 199# 1211 1212 1224 1225 1393
BUFFER1_CONTROL	D ADDR	005FH	A 280# 530 1580
BUFFER1_START	C ADDR	012CH	A 387 400 403 406 423#
BUFFER1C_FELLOAD	C ADDR	051BH	A 1585 1604#
BUFFER1C_FELLOAD	C ADDR	0530H	A 1606 1625#
BUFFER1D_FELLOAD	C ADDR	0545H	A 1627 1644#
BUFFER2_CONTROL	D ADDR	002EH	A 283# 535
BUFFER2_START	C ADDR	0131H	A 409 412 415 418 430#
BUFFERS_1_FULL	C ADDR	02E2H	A 668 715 759# 780 826
BUFFERS_2_FULL	C ADDR	03F2H	A 1080 1121 1159# 1180 1220
CLEAR_ACTIVE_1A	C ADDR	04CAH	A 1459 1477#
CLEAR_ACTIVE_1B_1C	C ADDR	04CBH	A 1454 1488#
CLEAR_ACTIVE_1B	C ADDR	04CEH	A 1493#
CLEAR_ACTIVE_1C	C ADDR	04D3H	A 1490 1500#
CLEAR_ACTIVE_1D	C ADDR	04B8H	A 1462#
CLEAR_ACTIVE_BUFFER	C ADDR	04B5H	A 1452#
CLR_ACT_2A_2D	C ADDR	0620H	A 1932#

270720-50

MCS-51 MACRO ASSEMBLER	APPNOT1	TYPE	VALUE	ATTRIBUTES AND REFERENCES	10/19/88	PAGE	35
CLR_ACT_2A	C	ADDR	0630H	A	1937#		
CLR_ACT_2B_2C	C	ADDR	0632H	A	1929 1950#		
CLR_ACT_2B	C	ADDR	0633H	A	1952#		
CLR_ACT_2C	C	ADDR	0634H	A	1962#		
CLR_ACT_2D	C	ADDR	0635H	A	1934 1944#		
CLR_ACTIVE_DUT	C	ADDR	0636H	A	1879 1927#		
COUNTER_CLEAR	C	ADDR	026EH	A	554# 559		
COUNTER_OVERFLOW	C	ADDR	0282H	A	583 59#		
CR	C	ADDR	000DH	A	204# 1848		
CRC_CHECK	C	ADDR	059CH	A	1754 1762#		
CRC_COUNTER	D	ADDR	00E7H	A	232# 235 1765		
CRC_E	NUMB	OECH	A	159# 1763			
CY	NUMB	00D7H	A	50#			
DARHO	NUMB	00C3H	A	55# 476 1259			
DARH1	NUMB	00D3H	A	49# 453			
DARL0	NUMB	00C2H	A	54# 475 1258			
DARL1	NUMB	00D2H	A	36# 455 1028 1536 1678			
DCONO	NUMB	0092H	A	37# 464 1701 1783			
DCON1	NUMB	0093H	A	153# 451			
DMA1_DONE	C	ADDR	0053H	A	375#		
DMA1_SERVICE	C	ADDR	061CH	A	376 1909#		
DPH	NUMB	0083H	A	19# 673 720 785 831 916 946 982 1012 1085 1126 1185 1225 1422			
DPL	NUMB	0082H	A	1438 1524 1539 1682 1691 1707 1715 1789 1798 1810 1821 1835 1846			
EA	NUMB	00A9H	A	1894 1904 1914			
EDHAO	NUMB	00CAH	A	131# 521			
EDHA1	NUMB	00CCAH	A	134# 517			
EGRRE	NUMB	00C9H	A	135# 515			
EGRRV	NUMB	00CBH	A	130# 1026 1449			
EGSTE	NUMB	00CDH	A	132# 1023 1447			
EGSTU	NUMB	00CBH	A	1464 1475 1486 1498 1507#			
END_CLEAR_ACTIVE_DUT	C	ADDR	0455H	A	1848 1870#		
END_LSC_RECEIVE	C	ADDR	05FEH	A	209# 573 577 579 596 600 602 604 606 608 610 612 614 616 618		
ERROR_POINTER	REG	RO					
ES	NUMB	00A8H	A	95# 519			
ETO	NUMB	00A9H	A	98#			
ET1	NUMB	00B0H	A	99#			
EX0	NUMB	00AAH	A	97#			
EX1	NUMB	00B5H	A	77#			
FO	B	ADDR	002DH	A	34# 346 481 1464 1482		
FIRST_GSC_OUT	C	ADDR	025BH	A	390 52B#		
GENERIC_INIT	C	ADDR	0084H	A	34# 444		
GMD	NUMB	00E9H	A	162# 479 1703 1785			
GREN	NUMB	0000H	A	165# 442			
GSC_BAUD_RATE	D	ADDR	007DH	A	257# 260 508 685 732 797 843		
GSC_DEST_ADDR	C	ADDR	0580H	A	364 1712#		
GSC_ERROR_REC	C	ADDR	0500H	A	1552 1562 1568#		
GSC_ERROR_XMIT_END	C	ADDR	0453H	A	372 1530#		
GSC_ERROR_XMIT	C	ADDR	0417H	A	1175 1216#		
GSC_IN_2A							

MCS-51 MACRO ASSEMBLER	APPNOTE1	NAME	TYPE	VALUE	ATTRIBUTES AND REFERENCES
GSC_IN_2B		C ADDR	03B6H	A	1074# 1073 1119#
GSC_IN_2C		C ADDR	03D4H	A	1069 1173#
GSC_IN_2D		C ADDR	03F9H	A	1178#
GSC_IN_2E		B ADDR	002EH	2 A	336 1073 1108 114B 1175 1207 1247
GSC_IN_LSB		B ADDR	002EH	3 A	32B# 332 1069 1107 1149 1208 1248
GSC_IN_MSB		C ADDR	0300H	A	386 140#
GSC_INIT		D ADDR	0078H	A	269# 273 472 476 1112 1153 1212 1252 1259
GSC_INBU		D ADDR	0079H	A	269# 269 471 475 1111 1152 1211 1251 1259
GSC_INPUT_HIGH		C ADDR	033EH	A	897# 925#
GSC_OUTPUT_LOW		C ADDR	033FH	A	897# 925#
GSC_DOUT_1A		C ADDR	0372H	A	961#
GSC_DOUT_1B		C ADDR	03BFH	A	957 991#
GSC_DOUT_1C		B ADDR	002FH	2 A	304# 308 852 920 950 957 986 1016 1459 1490
GSC_DOUT_LSB		B ADDR	002FH	3 A	300# 304 888 919 949 985 1015 1454
GSC_REC_ERROR		C ADDR	0033H	A	363#
GSC_REC_VALID		C ADDR	002BH	A	359#
GSC_SRC_ID		D ADDR	007CH	A	260# 263 469 503 692 739 804 850
GSC_SRC_ADDR		C ADDR	058BH	A	360 168#
GSC_VAL_ID_REC		C ADDR	04AH	A	371#
GSC_VAL_ID_XMIT		C ADDR	0043H	A	367#
GSC_XMIT_ERROR		C ADDR	00EBH	A	163#
GSC_XMIT_VALID		NUMB	00ABH	A	27#
HABEN		NUMB	009BH	A	90#
IE		NUMB	00BBH	A	88#
IEO		NUMB	00CBH	A	53#
IEL		NUMB	0014H	A	171# 447
IEU		NUMB	0044H	A	42# 447
IN_BYTE_COUNT		D ADDR	007FH	A	249# 253 547 677 724 789 835 1830 1852 1865
INC_COUT_LOOP		C ADDR	027BH	A	571# 581
INC_ERROR_COUNT		C ADDR	038BH	A	1725#
INCREMENT_COUNTER		C ADDR	0275H	A	565# 1574 1749 1758 1767 1774 1921
INITIALIZATION		C ADDR	0100H	A	353 379#
INFO		NUMB	00B2H	A	114#
INT1		NUMB	00B3H	A	113#
INTERRUPT_ENABLE		C ADDR	0250H	A	293 313#
IP		NUMB	00B8H	A	28#
IPN1		NUMB	00FBH	A	68#
IRET		C ADDR	032EH	A	761 872# 1161
IPO		NUMB	00BBH	A	91#
ITL		NUMB	00BAH	A	69#
LINE_FEED		NUMB	000AH	A	207# 1856
LNTI		NUMB	00DFH	A	146#
LONG_COUNTER		D ADDR	00E1H	A	235# 239 1919
LSC_ACTIVE		B ADDR	002DH	6 A	346# 539 1271 1297 1326 1361 1390 1892
LSC_BAUD_RATE		NUMB	00FC	A	168# 487
LSC_IN_A		C ADDR	030DH	A	775 824#
LSC_IN_B		C ADDR	029CH	A	661 713#
LSC_IN_IC		C ADDR	02BFH	A	657 773#
LSC_IN_ID		C ADDR	02EAH	A	778#
LSC_IN_LSB		B ADDR	002FH	0 A	312# 316 661 702 748 775 813 859
LSC_IN_MSB		B ADDR	002FH	1 A	308# 312 657 701 749 814 860

MCS-51 MACRO ASSEMBLER	APPNOTE1	10/19/88	PAGE	37
NAME	TYPE	VALUE	ATTRIBUTES AND REFERENCES	
LSC_INIT	C ADDR	0234H A	38# 486#	
LSC_INPUT_HIGH	D ADDR	007AH A	264# 268	543 706 753 818 824 1835 1846
LSC_INPUT_LOH	D ADDR	023DH A	264# 542	705 752 817 863 1834 1845
LSC_DUT_2A	C ADDR	044EH A	1290#	
LSC_DUT_2B	C ADDR	0462H A	12B7	1319#
LSC_DUT_2C	C ADDR	0476H A	12B4	134#
LSC_DUT_2D	C ADDR	0479H A	1354#	
LSC_DUT_COUNTER	C ADDR	048DH A	1350	1383#
LSC_DUT_LSB	D ADDR	0075H A	277#	1305 1308 1334 1337 1369 1372 1398 1401 1876
LSC_DUT_MSB	B ADDR	002EH 0 A	34#	1287 1314 1343 1350 1378 1407 1934 1952
LSC_DUT_NEXT	B ADDR	002EH 1 A	336#	340 1284 1313 1342 1377 1406 1927 1929
LSC_OUTPUT_HIGH	C ADDR	060AH A	1876	1891#
LSC_OUTPUT_LOW	D ADDR	0076H A	274#	277 1422 1894 1904
LSC_RECEIVE	C ADDR	0077H A	273#	274 1421 1893 1903
LSC_SERVICE	C ADDR	05DDH A	1804	1826#
LSC_XMIT_END	C ADDR	05BAH A	356	1795#
LSC_XMIT_IN_PROGRESS	C ADDR	0607H A	1895#	1906
LSC_XMIT_XMT	C ADDR	0442H A	1275#	12B1
MAIN	C ADDR	05FFH A	1877	1874#
MAX_LENGTH	C ADDR	0112H A	3954#	421 428 436
MYSLOT	NUMB	007BH A	213H	461 1091 1132 1191 1231 1264
NEW_BUF1_IN-END	C ADDR	00F5H A	67#	
NEW_BUF2_IN-END	C ADDR	0320H A	710	757 822 86#
NEW_BUFFER1_IN	C ADDR	0432H A	1116	1157 1216 1256#
NEW_BUFFER1_OUT	C ADDR	0296H A	624#	770 1862
NEW_BUFFER2_IN	C ADDR	032FH A	425	875# 1514
NEW_BUFFER2_OUT	C ADDR	03B0H A	103#	1170 1596 1781
NEXT_LOCATION	D ADDR	043FH A	432	1269#
NDACK_COUNTER	D ADDR	00CFH A	24#	552
NDACK_ERROR	C ADDR	00D5H A	24#	245 1559
NDACK	C ADDR	04F6H A	1545	1554#
NOTHING_FOR_GSC	C ADDR	00DEH A	14#	1556
NOTHING_FOR_LSC	C ADDR	03AFH A	882	898 958 964 994 1030#
OUT_BYT_COUNT	D ADDR	04A9H A	1277	1293 1322 1357 1386 1429#
OV	D ADDR	007EH A	253#	257
DVR_CHECK	C ADDR	00D2H A	80#	
DVR_COUNTER	D ADDR	0592H A	1745	1753#
DVR	D ADDR	00E7H A	223#	226 1756
P	NUMB	00EFH A	156#	1754
PO	NUMB	00D0H A	81#	
P1	NUMB	00B0H A	10#	
P2	NUMB	0090H A	11#	501 506
P3	NUMB	0080H A	12#	
P4	NUMB	0060H A	13#	
PCON	NUMB	0050H A	48#	503 508
PDMA0	NUMB	0087H A	20#	
PDMA1	NUMB	00FAH A	14#	
PSRE	NUMB	00FCH A	139#	
PGSRV	NUMB	00F9H A	142#	
PGSTE	NUMB	00FBH A	143#	
PGSTV	NUMB	00FDH A	13B#	
PRS	NUMB	00FBH A	140#	
PS	NUMB	00E4H A	61#	
PSW	NUMB	00BCH A	102#	
	NUMB	00D0H A	14#	1440 1522 1541 1680 1693 1705 1717 1787 1800 1808 1817 1916

MCS-51 MACRO ASSEMBLER	APPNOTE1	10/19/88	PAGE	38
N A M E	T Y P E	V A L U E	A T T R I B U T E S A N D R E F E R E N C E S	
PTO.	NUMB	00B9H	A	105#
PT1.	NUMB	00BBH	A	103#
PX0.	NUMB	00BBH	A	106#
PX1.	NUMB	00BAH	A	104#
RBB.	NUMB	009AH	A	124#
RCABT_COUNTER	C ADDR	0388BH	A	174#*
RCABT_COUNTER	D ADDR	00F3H	A	226#
RCABT.	NUMB	00E9H	A	157#
RD.	NUMB	00B7H	A	109#
RDN.	NUMB	00EBH	A	160#
REC_ERROR_COUNT_END	C ADDR	039AH	A	1751
REN.	NUMB	009CH	A	1760
RFIFO	NUMB	00F4H	A	1776#
RFNE	NUMB	00EAH	A	162#
RI.	NUMB	009BH	A	164#
RS0.	NUMB	00D3H	A	126#
RS1.	NUMB	00D4H	A	1803
RSTAT.	NUMB	00EBH	A	79#
RxD.	NUMB	00B0H	A	78#
SARHO.	NUMB	00A3H	A	63#
SARHL.	NUMB	00B3H	A	45#
SARLO.	NUMB	00A2H	A	40#
SARL1.	NUMB	00B2H	A	915
SBUF.	NUMB	009FH	A	945
SCOND_LSC_CHECK	C ADDR	009BH	A	1899
SECOND_LSC_CHECK	C ADDR	0445H	A	492
SECOND_TEN_CHECK	C ADDR	0335H	A	1271
SLOTTM.	NUMB	00B4H	A	1280#
SHO.	NUMB	009FH	A	877
SH1.	NUMB	009EH	A	885#
SP.	NUMB	009DH	A	119#
STACK_OFFSET.	NUMB	00B1H	A	120#
START_GSC_DUT.	C ADDR	03A6H	A	17#
START_LSC_DUT.	C ADDR	03AEH	A	953
START_RETRANSMIT.	C ADDR	0544H	A	96#
START.	C ADDR	0000H	A	381
TO.	NUMB	00B4H	A	202#
T1.	NUMB	00B5H	A	111#
TBB.	NUMB	009BH	A	123#
TCDCNT.	NUMB	00D4H	A	56#
TCDT_COUNTER.	D ADDR	00DBH	A	449
TCDT_ERROR.	C ADDR	04FEH	A	1520
TCDT.	NUMB	0085H	A	156#
TCIN.	NUMB	00DBH	A	1564#
TDN.	NUMB	00D9H	A	1623
TEN.	NUMB	009BH	A	1644
TEO.	NUMB	008DH	A	1662#
TF1.	NUMB	008FH	A	120#
TFIFO.	NUMB	0085H	A	15#
TFNF.	NUMB	00DAH	A	453
TH0.	NUMB	00BCH	A	15#
TH1.	NUMB	00BDH	A	25#
TI.	NUMB	009FH	A	26#
TL0.	NUMB	00BAH	A	497
				1887
				1425
				1887
				23#

MCS-51 MACRO ASSEMBLER	APPNOTE1			10/19/88	PAGE	39
NAME	TYPE	VALUE		ATTRIBUTES AND REFERENCES		
TL1	NUMB	00BBH	A	24#		
TMOD	NUMB	00B9H	A	22# 4B9 490		
TRO	NUMB	008CH	A	87#		
TR1	NUMB	008EH	A	85# 495		
TRANSMISSION_IN_PROGRESS	C ADDR	0332H	A	88#* 886		
TSTAT	NUMB	00D9H	A	58#		
TXD	NUMB	00B1H	A	115#		
UR_COUNTER	D ADDR	00FFH	A	219# 223 1549		
UR_ERRORR	C ADDR	04EEH	A	1544#		
UR	NUMB	00D1H	A	148# 1546		
WR	NUMB	00B6H	A	110#		
XMIT_LSC	C ADDR	05D1H	A	1803 1815#		

REGISTER BANK(S) USED: 0

ASSEMBLY COMPLETE, NO ERRORS FOUND

270720-55



## APPENDIX B TAKING CONTROL OF THE BACKOFF ALGORITHM

There is a method that allows the user to take control of the backoff process. This method will only work when normal or alternate backoff modes are selected. It will not work in DCR mode. This method works by loading TCDCNT with 80H. Then on the first collision, TCDCNT will overflow, aborting the transmission and causing a transmission error to occur. It is in the error routine where the user takes control. Some of the modifications that have been tested are:

- 1) Extending the number of retransmissions—this was accomplished by counting the number of attempted transmissions in a user implemented counter. When the number of collisions grew too big, the transmissions were aborted and an error flag set.
- 2) Extending the number of time slots available—to implement this, it was required that the time slots be simulated using one of the timers. Then by reading the PRBS multiple times and ANDing each read of the PRBS with a masking register, the number of time slots could be extended to randomly fall within any range selected by the user. Once the slot time was determined, the resulting value was multiplied by the selected time slot with the appropriate value loaded into the timer registers and the timer started. When the timer expired, the transmission was re-attempted. For very large delays, multiple timer overflows were required and a loop counter used. This also allowed time slots larger than 255 bit times to be used.

Other modifications the user may wish to implement would be to use some kind of token passing scheme when collisions occur or instead of randomly assigning slot times, assign pre-determined time slots to each station.

If the user decides to implement some kind of scheme such as these there are several factors the user must be aware of. These are:

- 1) When TCDCNT overflows, it will still contain either 0 or 1 and these many time slots must expire before the GSC will begin transmissions again. Even if the transmitter is disabled and re-enabled the GSC still goes through the standard backoff algorithm. This means the user should program the slot time to 01 to minimize the amount of time until the GSC hardware will allow another transmission to begin.
- 2) Due to the amount of software required to implement any of these suggestions, most will not work at the same speed the internal hardware is capable of. For this reason, running at maximum baud rates with minimum IFS will probably not work.
- 3) There is no real time indication to the user that the GSC thinks it is in a backoff algorithm, if the GSC is currently receiving data, or when a collision is detected. These, and possibly other factors not apparent at the time this application note was written, must be considered whenever the user tries to modify the hardware based backoff algorithm with software.



## APPENDIX C REFERENCES

1. ISO (1979) Data Communication—High-Level Data Link Control Procedures—Frame Structure, ISO 3309.
2. ANSI/IEEE (1985) Carrier Sense Multiple Access with Collision Detection (CSMA/CD) Access Method and Physical Layer Specifications, ANSI/IEEE Std 802.3.